| 0563ab08 | 01-Dec-2020 |
Alexei Fedorov <Alexei.Fedorov@arm.com> |
Aarch64: Add support for FEAT_MTE3
This patch provides the following changes: - Adds definition for FEAT_MTE3 value in ID_AA64PFR1_EL1 register - Enables Memory Tagging Extension for FEAT_MTE3.
Cha
Aarch64: Add support for FEAT_MTE3
This patch provides the following changes: - Adds definition for FEAT_MTE3 value in ID_AA64PFR1_EL1 register - Enables Memory Tagging Extension for FEAT_MTE3.
Change-Id: I735988575466fdc083892ec12c1aee89b5faa472 Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com>
show more ...
|
| 91cc872c | 02-Dec-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "Add myself and Venkatesh Yadav Abbarapu as code owners for Xilinx platforms" into integration |
| 9dd2896e | 01-Dec-2020 |
Lauren Wehrmeister <lauren.wehrmeister@arm.com> |
Merge "Add support for Neoverse-N2 CPUs." into integration |
| 54b590ec | 01-Dec-2020 |
Masato Fukumori <masato.fukumori@linaro.org> |
qemu/qemu_sbsa: increase SHARED_RAM_SIZE
Increase SHARED_RAM_SIZE in sbsa_qemu platform from 4KB to 8KB.
sbsa_qemu uses SHARED_RAM for mail box and hold state of each cpus. If qemu is configured wi
qemu/qemu_sbsa: increase SHARED_RAM_SIZE
Increase SHARED_RAM_SIZE in sbsa_qemu platform from 4KB to 8KB.
sbsa_qemu uses SHARED_RAM for mail box and hold state of each cpus. If qemu is configured with 512 cpus, region size used by qemu is greater than 4KB.
Signed-off-by: Masato Fukumori <masato.fukumori@linaro.org> Change-Id: I639e44e89335249d385cdc339350f509e9bd5e36
show more ...
|
| 826ba363 | 20-Nov-2020 |
Christoph Müllner <christophm30@gmail.com> |
rockchip: Add support for the stack protector
It uses the system timer as "entropy" source in the same way as QEMU, layerscape and others.
Change-Id: Icda17b78e85255bea96109ca2ee0e091187d62ac Signe
rockchip: Add support for the stack protector
It uses the system timer as "entropy" source in the same way as QEMU, layerscape and others.
Change-Id: Icda17b78e85255bea96109ca2ee0e091187d62ac Signed-off-by: Christoph Müllner <christophm30@gmail.com>
show more ...
|
| 25bbbd2d | 23-Oct-2020 |
Javier Almansa Sobrino <javier.almansasobrino@arm.com> |
Add support for Neoverse-N2 CPUs.
Enable basic support for Neoverse-N2 CPUs.
Signed-off-by: Javier Almansa Sobrino <javier.almansasobrino@arm.com> Change-Id: I498adc2d9fc61ac6e1af8ece131039410872e8
Add support for Neoverse-N2 CPUs.
Enable basic support for Neoverse-N2 CPUs.
Signed-off-by: Javier Almansa Sobrino <javier.almansasobrino@arm.com> Change-Id: I498adc2d9fc61ac6e1af8ece131039410872e8ad
show more ...
|
| a83103c8 | 25-Nov-2020 |
Alexei Fedorov <Alexei.Fedorov@arm.com> |
Aarch64: Add support for FEAT_PANx extensions
This patch provides the changes listed below: - Adds new bit fields definitions for SCTLR_EL1/2 registers - Corrects the name of SCTLR_EL1/2.[20] bit fi
Aarch64: Add support for FEAT_PANx extensions
This patch provides the changes listed below: - Adds new bit fields definitions for SCTLR_EL1/2 registers - Corrects the name of SCTLR_EL1/2.[20] bit field from SCTLR_UWXN_BIT to SCTLR_TSCXT_BIT - Adds FEAT_PANx bit field definitions and their possible values for ID_AA64MMFR1_EL1 register. - Adds setting of SCTLR_EL1.SPAN bit to preserve PSTATE.PAN on taking an exception to EL1 in spm_sp_setup() function (services\std_svc\spm_mm\spm_mm_setup.c)
Change-Id: If51f20e7995c649126a7728a4d0867041fdade19 Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com>
show more ...
|
| 9acf5736 | 30-Nov-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "xilinx-pm-mainline-linux" into integration
* changes: zynqmp: pm: update error codes to match Linux and PMU Firmware zynqmp: pm: Filter errors related to clock gate per
Merge changes from topic "xilinx-pm-mainline-linux" into integration
* changes: zynqmp: pm: update error codes to match Linux and PMU Firmware zynqmp: pm: Filter errors related to clock gate permissions
show more ...
|
| 441e7f48 | 27-Nov-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "mediatek: mt8183: add timer V20 compensation" into integration |
| 38f7e32e | 24-Nov-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes I5ad52909,Iea3214a2 into integration
* changes: fdts: Add VirtIO network device to Morello FVP fdts: Remove "virtio-rng" from Morello FVP |
| 9272a8fd | 23-Nov-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "plat:qti Mandate SMC implementaion" into integration |
| de7091a1 | 25-Oct-2020 |
Jessica Clarke <jrtc27@jrtc27.com> |
fdts: Add VirtIO network device to Morello FVP
Signed-off-by: Jessica Clarke <jrtc27@jrtc27.com> Change-Id: I5ad5290925f637b94168b507b3dcbdd5e1b82e5a |
| 5c336e06 | 25-Oct-2020 |
Jessica Clarke <jrtc27@jrtc27.com> |
fdts: Remove "virtio-rng" from Morello FVP
This is not a standard string that any kernel recognises, nor do any of the FDTs embedded in kernels specify this, nor does QEMU's virt machine. Whilst its
fdts: Remove "virtio-rng" from Morello FVP
This is not a standard string that any kernel recognises, nor do any of the FDTs embedded in kernels specify this, nor does QEMU's virt machine. Whilst its presence does no harm, it's not a thing code should consult as a result, and so drop it in order to not cause confusion and risk incorrect code being written to search for it.
Signed-off-by: Jessica Clarke <jrtc27@jrtc27.com> Change-Id: Iea3214a23181c54e600cf8f4f12dfc822140c23d
show more ...
|
| 7cf307d2 | 20-Nov-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "plat/nvidia: tegra: Rename SMC API" into integration |
| a6862607 | 20-Nov-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "plat/qemu_sbsa: Include libraries for Cortex-A72" into integration |
| 5f14ca99 | 20-Nov-2020 |
Tanmay Jagdale <tanmay.jagdale@linaro.org> |
plat/qemu_sbsa: Include libraries for Cortex-A72
Include libraries needed to emulate Cortex-A72 on sbsa-ref target of QEMU.
Signed-off-by: Tanmay Jagdale <tanmay.jagdale@linaro.org> Change-Id: I98c
plat/qemu_sbsa: Include libraries for Cortex-A72
Include libraries needed to emulate Cortex-A72 on sbsa-ref target of QEMU.
Signed-off-by: Tanmay Jagdale <tanmay.jagdale@linaro.org> Change-Id: I98cf17b1662c70898977a841af07e07b5cfca8ba
show more ...
|
| 840fa94a | 19-Nov-2020 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
plat/nvidia: tegra: Rename SMC API
Renamed SMC API from "plat_smccc_feature_available" to "plat_is_smccc_feature_available" as per the current implementation.
Signed-off-by: Manish V Badarkhe <Mani
plat/nvidia: tegra: Rename SMC API
Renamed SMC API from "plat_smccc_feature_available" to "plat_is_smccc_feature_available" as per the current implementation.
Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com> Change-Id: Ib0fa400816fba61039c2029a9e127501a6a36811
show more ...
|
| 7a0f795e | 19-Nov-2020 |
Saurabh Gorecha <sgorecha@codeaurora.org> |
plat:qti Mandate SMC implementaion
renamed smcc api with correct name plat_is_smccc_feature_available
Change-Id: I277ece02bffc2caa065256576c1a047dfcde1c92 Signed-off-by: Saurabh Gorecha <sgorecha@
plat:qti Mandate SMC implementaion
renamed smcc api with correct name plat_is_smccc_feature_available
Change-Id: I277ece02bffc2caa065256576c1a047dfcde1c92 Signed-off-by: Saurabh Gorecha <sgorecha@codeaurora.org>
show more ...
|
| 20c37892 | 19-Nov-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "mrvl_bootimage" into integration
* changes: docs: marvell: Update build documentation to reflect mrvl_bootimage and mrvl_flash changes plat: marvell: armada: Add new ta
Merge changes from topic "mrvl_bootimage" into integration
* changes: docs: marvell: Update build documentation to reflect mrvl_bootimage and mrvl_flash changes plat: marvell: armada: Add new target mrvl_bootimage plat: marvell: armada: a3k: Add support for building $(DOIMAGETOOL)
show more ...
|
| d22db1b0 | 10-Nov-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: Update SUBVERSION to match Marvell's forked version
Marvell's TF-A fork has SUBVERSION set to devel-18.12.2.
The only differences between Marvell's devel-18.12.0 and devel-18.12.2 ve
plat: marvell: Update SUBVERSION to match Marvell's forked version
Marvell's TF-A fork has SUBVERSION set to devel-18.12.2.
The only differences between Marvell's devel-18.12.0 and devel-18.12.2 versions are documentation updates and cherry-picked patches from TF-A upstream repository.
So upstream TF-A has already all changes from Marvell's TF-A devel-18.12.2 fork and therefore update SUBVERSION to reflect this state.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: I5ce946a5176a5cbf124acd8037392463d586b072
show more ...
|
| f20cb7e5 | 29-Oct-2020 |
Pali Rohár <pali@kernel.org> |
docs: marvell: Update build documentation to reflect mrvl_bootimage and mrvl_flash changes
Also add example how to build TF-A for A3720 Turris MOX board and also fix style/indentation issues and inf
docs: marvell: Update build documentation to reflect mrvl_bootimage and mrvl_flash changes
Also add example how to build TF-A for A3720 Turris MOX board and also fix style/indentation issues and information about default values.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: I2dc957307b1b627b403a8d960e85f5ac9e15aee5
show more ...
|
| 91bc2da7 | 29-Oct-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: Add new target mrvl_bootimage
This new target builds boot-image.bin binary as described in documentation. This image does not contain WTMI image and therefore WTP repository i
plat: marvell: armada: Add new target mrvl_bootimage
This new target builds boot-image.bin binary as described in documentation. This image does not contain WTMI image and therefore WTP repository is not required for building.
Having ability to build just this boot-image.bin binary without full flash-image.bin is useful for A3720 Turris MOX board which does not use Marvell's WTP and a3700_utils.
To reduce duplicity between a8k and a3k code, define this new target and also definitions for $(BUILD_PLAT)/$(BOOT_IMAGE) in common include file marvell_common.mk.
For this purpose it is needed to include plat/marvell/marvell.mk file from a3700_common.mk unconditionally (and not only when WTP is defined). Now when common file plat/marvell/marvell.mk does not contain definition for building $(DOIMAGETOOL), it is possible to move its inclusion at the top of the a3700_common.mk file.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: Ic58303b37a1601be9a06ff83b7a279cb7cfc8280
show more ...
|
| c6a7ab77 | 29-Oct-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: a3k: Add support for building $(DOIMAGETOOL)
Current binary wtptp/linux/tbb_linux which is specified in $(DOIMAGETOOL) variable points to external pre-compiled Marvell x86_64
plat: marvell: armada: a3k: Add support for building $(DOIMAGETOOL)
Current binary wtptp/linux/tbb_linux which is specified in $(DOIMAGETOOL) variable points to external pre-compiled Marvell x86_64 ELF linux binary from A3700-utils-marvell WTP repository.
It means that currently it is not possible to compile TF-A for A3720 on other host platform then linux x86_64.
Part of the A3700-utils-marvell WTP repository is also source code of $(DOIMAGETOOL) TBB_Linux tool.
This change adds support for building $(DOIMAGETOOL) also for a3k platform.
After running $(MAKE) at appropriate subdirectory of A3700-utils-marvell WTP repository, compiled TBB_linux tool will appear in WTP subdirectory wtptp/src/TBB_Linux/release/. So update also $(DOIMAGETOOL) variable to point to the correct location where TBB_linux was built.
To build TBB_linux it is required to compile external Crypto++ library which is available at: https://github.com/weidai11/cryptopp.git
User needs to set CRYPTOPP_PATH option to specify path to that library.
After this change it is now possible to build whole firmware for A3720 platform without requirement to use pre-compiled/proprietary x86_64 executable binaries from Marvell.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: I6f26bd4356778a2f8f730a223067a2e550e6c8e0
show more ...
|
| 7b12a8d6 | 19-Nov-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "Revert workaround for A77 erratum 1800714" into integration |
| b9ad2bb8 | 19-Nov-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "Revert workaround for A76 erratum 1800710" into integration |