| 478fc4f2 | 28-Sep-2020 |
André Przywara <andre.przywara@arm.com> |
Merge "arm_fpga: Add support for unknown MPIDs" into integration |
| dfd5bfb0 | 22-Sep-2020 |
Chandni Cherukuri <chandni.cherukuri@arm.com> |
plat/arm: Add platform support for Morello
This patch adds support for Morello platform. It is an initial port which includes only BL31 support as the System Control Processor (SCP) is expected to t
plat/arm: Add platform support for Morello
This patch adds support for Morello platform. It is an initial port which includes only BL31 support as the System Control Processor (SCP) is expected to take the role of primary bootloader.
Change-Id: I1ecbe5a14a2d487b2ecea3c1ca227f08473ed2dd Co-authored-by: Chandni Cherukuri <chandni.cherukuri@arm.com> Signed-off-by: Chandni Cherukuri <chandni.cherukuri@arm.com> Signed-off-by: Anurag Koul <anurag.koul@arm.com>
show more ...
|
| 1994e562 | 20-Aug-2020 |
Javier Almansa Sobrino <javier.almansasobrino@arm.com> |
arm_fpga: Add support for unknown MPIDs
This patch allows the system to fallback to a default CPU library in case the MPID does not match with any of the supported ones.
This feature can be enabled
arm_fpga: Add support for unknown MPIDs
This patch allows the system to fallback to a default CPU library in case the MPID does not match with any of the supported ones.
This feature can be enabled by setting SUPPORT_UNKNOWN_MPID build option to 1 (enabled by default only on arm_fpga platform).
This feature can be very dangerous on a production image and therefore it MUST be disabled for Release images.
Signed-off-by: Javier Almansa Sobrino <javier.almansasobrino@arm.com> Change-Id: I0df7ef2b012d7d60a4fd5de44dea1fbbb46881ba
show more ...
|
| 6b745042 | 25-Sep-2020 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge changes from topic "tc0_architecture_change" into integration
* changes: plat: tc0: enable TZC fdts: tc0: update MHUv2 interrupt number |
| 74f72b13 | 09-Jun-2020 |
Greta Zhang <greta.zhang@mediatek.com> |
mediatek: mt8192: add GIC600 support
1. Implement GIC600 driver support and init 2. Remove unused debug info
Signed-off-by: Greta Zhang <greta.zhang@mediatek.com> Change-Id: I30c08c531e705debc02907
mediatek: mt8192: add GIC600 support
1. Implement GIC600 driver support and init 2. Remove unused debug info
Signed-off-by: Greta Zhang <greta.zhang@mediatek.com> Change-Id: I30c08c531e705debc029071e4e970048e261c386
show more ...
|
| b21ecb4e | 24-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "plat/arm/css/sgi: Map flash used for mem_protect" into integration |
| 21023273 | 24-Sep-2020 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge "plat/arm: Introduce and use libc_asm.mk makefile" into integration |
| 7c15a8c1 | 30-Apr-2020 |
Sami Mujawar <sami.mujawar@arm.com> |
plat/arm/css/sgi: Map flash used for mem_protect
The SGI platform defines the macro PLAT_ARM_MEM_PROT_ADDR which indicates that the platform has mitigation for cold reboot attacks.
However, the fla
plat/arm/css/sgi: Map flash used for mem_protect
The SGI platform defines the macro PLAT_ARM_MEM_PROT_ADDR which indicates that the platform has mitigation for cold reboot attacks.
However, the flash memory used for the mem_protect region was not mapped. This results in a crash when an OS calls PSCI MEM_PROTECT.
To fix this map the flash region used for mem_protect.
Change-Id: Ia494f924ecfe2ce835c045689ba8f942bf0941f4 Signed-off-by: Sami Mujawar <sami.mujawar@arm.com>
show more ...
|
| 16796a25 | 18-Aug-2020 |
Usama Arif <usama.arif@arm.com> |
plat: tc0: enable TZC
Change-Id: Ic2bb8482f0b602f6b7850d4fa553448bc4931edc Signed-off-by: Usama Arif <usama.arif@arm.com> |
| 277d6af5 | 18-Sep-2020 |
Yann Gautier <yann.gautier@st.com> |
fdts: stm32mp1: realign device tree with kernel
There is one dtsi file per SoC version: - STM32MP151: common part for all version, Single Cortex-A7 - STM32MP153: Dual Cortex-A7 - STM32MP157: + GPU a
fdts: stm32mp1: realign device tree with kernel
There is one dtsi file per SoC version: - STM32MP151: common part for all version, Single Cortex-A7 - STM32MP153: Dual Cortex-A7 - STM32MP157: + GPU and DSI, but not needed for TF-A
The STM32MP15xC include a cryptography peripheral, add it in a dedicated file.
There are 4 packages available, for which the IOs number change. Have one file for each package. The 2 packages AB and AD are added.
STM32157A-DK1 and STM32MP157C-DK2 share most of their features, a common dkx file is then created.
Some reordering is done in other files, and realign with kernel DT files.
The DDR files are generated with our internal tool, no changes in the registers values.
Change-Id: I9f2ef00306310abe34b94c2f10fc7a77a10493d1 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 5c5d8284 | 22-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "SPMC: adjust the number of EC context to max number of PEs" into integration |
| 4170079a | 25-Feb-2020 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: correct crash console GPIO alternate configuration
If GPIO port for UART TX is less than 8, the register GPIO_AFRL should be used to set the alternate. GPIO_AFRH is used if GPIO port is gr
stm32mp1: correct crash console GPIO alternate configuration
If GPIO port for UART TX is less than 8, the register GPIO_AFRL should be used to set the alternate. GPIO_AFRH is used if GPIO port is greater or equal to 8. The macro GPIO_TX_ALT_SHIFT is removed and the GPIO port number is tested against GPIO_ALT_LOWER_LIMIT (=8) in plat_crash_console_init() function.
Change-Id: Ibb62223ed6bce589bbcab59a5e986b2677e6d118 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 6397423e | 15-Sep-2020 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: add plat_panic_handler function
The STM32MP1 implementation of this function will call plat_report_exception(). It displays more information about the panic if DEBUG is enabled. The LR reg
stm32mp1: add plat_panic_handler function
The STM32MP1 implementation of this function will call plat_report_exception(). It displays more information about the panic if DEBUG is enabled. The LR register is also filled with R6 content, which hold the faulty address. This allows debugger to reconstruct the backtrace.
Change-Id: I6710e8e2ab6658b05c5bbad2f3c545f07f355afb Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| a9eda77c | 15-Sep-2020 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: update plat_report_exception
In case DEBUG is enabled, plat_report_exception will now display extra information of the cause of the exception.
Change-Id: I72cc9d180959cbf31c13821dd051eaf4
stm32mp1: update plat_report_exception
In case DEBUG is enabled, plat_report_exception will now display extra information of the cause of the exception.
Change-Id: I72cc9d180959cbf31c13821dd051eaf4462b733e Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| c1a4b6b4 | 21-Sep-2020 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge "build_macros.mk: include assert and define loop macros" into integration |
| 101daafd | 18-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "ehf_common" into integration
* changes: plat: tegra: Use generic ehf defines ehf: use common priority level enumuration |
| 95879319 | 15-Sep-2020 |
Olivier Deprez <olivier.deprez@arm.com> |
SPMC: adjust the number of EC context to max number of PEs
According to [1] and in context of FF-A v1.0 a secure partition must have either one EC (migratable UP) or a number of ECs equal to the num
SPMC: adjust the number of EC context to max number of PEs
According to [1] and in context of FF-A v1.0 a secure partition must have either one EC (migratable UP) or a number of ECs equal to the number of PEs (pinned MP). Adjust the SPMC manifest such that the number of ECs is equal to the number of PEs.
[1] https://trustedfirmware-a.readthedocs.io/en/latest/components/ secure-partition-manager.html#platform-topology
Signed-off-by: Olivier Deprez <olivier.deprez@arm.com> Change-Id: Ie8c7d96ae7107cb27f5b97882d8f476c18e026d4
show more ...
|
| 70fb7653 | 04-Sep-2020 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
plat/arm: fvp: Increase BL2 maximum size
Increased BL2 maximum size when CoT descriptors are placed in device tree.
Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com> Change-Id: I6466d2841e
plat/arm: fvp: Increase BL2 maximum size
Increased BL2 maximum size when CoT descriptors are placed in device tree.
Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com> Change-Id: I6466d2841e189e7f15eb4f1a8db070542893cb5b
show more ...
|
| 28e9a55f | 23-Jul-2020 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
lib: fconf: Implement a parser to populate CoT
Implemented a parser which populates the properties of the CoT descriptors as per the binding document [1]. 'COT_DESC_IN_DTB' build option is disabled
lib: fconf: Implement a parser to populate CoT
Implemented a parser which populates the properties of the CoT descriptors as per the binding document [1]. 'COT_DESC_IN_DTB' build option is disabled by default and can be enabled in future for all Arm platforms by making necessary changes in the memory map. Currently, this parser is tested only for FVP platform.
[1]: https://trustedfirmware-a.readthedocs.io/en/latest/components/cot-binding.html
Change-Id: I2f911206087a1a2942aa728de151d2ac269d27cc Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 1aabb74f | 14-Sep-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "rockchip: don't crash if we get an FDT we can't parse" into integration |
| 327131c4 | 10-Sep-2020 |
Leonardo Sandoval <leonardo.sandoval@linaro.org> |
build_macros.mk: include assert and define loop macros
Loop macros make it easier for developers to include new variables to assert or define and also help code code readability on makefiles.
Chang
build_macros.mk: include assert and define loop macros
Loop macros make it easier for developers to include new variables to assert or define and also help code code readability on makefiles.
Change-Id: I0d21d6e67b3eca8976c4d856ac8ccc02c8bb5ffa Signed-off-by: Leonardo Sandoval <leonardo.sandoval@linaro.org>
show more ...
|
| 9cdff510 | 11-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "tc0: increase SCP_BL2 size to 128 kB" into integration |
| ab9646f5 | 11-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "SPM: Get rid of uint32_t array representation of UUID" into integration |
| 5b0d839f | 10-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "plat/arm: rdn1edge: Correct mismatched parenthesis in makefile" into integration |
| 071d4953 | 10-Sep-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "Addition of standard APIs in qtiseclib interface" into integration |