History log of /rk3399_ARM-atf/plat/ (Results 376 – 400 of 8868)
Revision Date Author Comments
(<<< Hide modified files)
(Show modified files >>>)
d8c718c523-Jul-2025 irving-ch-lin <irving-ch.lin@mediatek.com>

feat(mt8189): add mt8189 mtcmos platform data

Add mt8189 mtcmos platform data.

Signed-off-by: irving-ch-lin <irving-ch.lin@mediatek.com>
Change-Id: I8c979522c6105faac40e0e8f5438718063eba1a4

4100425323-Jul-2025 irving-ch-lin <irving-ch.lin@mediatek.com>

refactor(mt8196): refactor mtcmos driver to support per platform data

Change for seperating platform in mtcmos control:
1. Pass bus protect steps table to spm_mtcmos_ctrl_bus_prot
2. Pass has_sram f

refactor(mt8196): refactor mtcmos driver to support per platform data

Change for seperating platform in mtcmos control:
1. Pass bus protect steps table to spm_mtcmos_ctrl_bus_prot
2. Pass has_sram flags for sram control
3. Use rtff_save_flag for chip without hw RTFF_SAVE_FLAG

Add mt8196 platform data:
1. RTFF related control bit in register
2. PWR_CON address
3. bus protect steps tables

Signed-off-by: irving-ch-lin <irving-ch.lin@mediatek.com>
Change-Id: I7b39bf5b590cc5cc53f4f3625a7d5a7b4de7cdcb

show more ...

5f00709e01-Apr-2025 Kai Liang <kai.liang@mediatek.corp-partner.google.com>

feat(mt8189): add mcdi driver

Minor hardware changes require minor driver updates.

Signed-off-by: Kai Liang <kai.liang@mediatek.corp-partner.google.com>
Change-Id: Ifd8f248f0ab18a5e6a4e27fce3b3f345

feat(mt8189): add mcdi driver

Minor hardware changes require minor driver updates.

Signed-off-by: Kai Liang <kai.liang@mediatek.corp-partner.google.com>
Change-Id: Ifd8f248f0ab18a5e6a4e27fce3b3f345bb50d901

show more ...

59ac0e5e08-Aug-2025 Govindraj Raja <govindraj.raja@arm.com>

Merge changes Iab4a77a6,I38c32fa3 into integration

* changes:
feat(mt8189): add support for PTP3
refactor(mediatek): move ptp3_plat.h to common code

6993598f28-Jun-2025 Girisha Dengi <girisha.dengi@altera.com>

fix(intel): select the DFI interface based on the hand-off data

Select the DFI interface based on the hand-off power
gate enable data, whether NAND or SDMMC controller is
selected based on this data

fix(intel): select the DFI interface based on the hand-off data

Select the DFI interface based on the hand-off power
gate enable data, whether NAND or SDMMC controller is
selected based on this data.

Change-Id: I097b7f84874368a5ed265d8fa7fff193f430b245
Signed-off-by: Girisha Dengi <girisha.dengi@altera.com>
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>

show more ...

5b173df329-Jul-2025 Boon Khai Ng <boon.khai.ng@altera.com>

fix(intel): fix iossm driver timeout in agilex5

bl2_plat_setup.c: check return value for
agilex5_ddr_init. If init fail, it will go into
panic. This will help future debug to root cause
the actual i

fix(intel): fix iossm driver timeout in agilex5

bl2_plat_setup.c: check return value for
agilex5_ddr_init. If init fail, it will go into
panic. This will help future debug to root cause
the actual issue.

agilex5_iossm_mailbox.c: corrected divisor
for read_count in inline_ecc_bist_mem_init. Wrong
divisor will cause read_count to be 0. The same
value is also used in out_of_band_ecc_bist_mem_init.

Change-Id: I4c85d251b7e88f3176902917450572adb574b33a
Signed-off-by: Goh Shun Jing <shun.jing.goh@altera.com>
Signed-off-by: Boon Khai Ng <boon.khai.ng@altera.com>
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>

show more ...

130e88aa15-Apr-2025 Girisha Dengi <girisha.dengi@intel.com>

fix(intel): set BIT2 of system manager MPFE Interface Select

Set BIT2 of system manager MPFE Interface Select register to
access the EMIF_1.

Change-Id: I6bb2776e5320bde326c6bf97cb785389cad5fb90
Sig

fix(intel): set BIT2 of system manager MPFE Interface Select

Set BIT2 of system manager MPFE Interface Select register to
access the EMIF_1.

Change-Id: I6bb2776e5320bde326c6bf97cb785389cad5fb90
Signed-off-by: Girisha Dengi <girisha.dengi@intel.com>
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>

show more ...

8bdfbaf411-Jun-2025 Jit Loon Lim <jit.loon.lim@altera.com>

fix(intel): unexpected DDR reset type value observed on Agilex5

Redesign the reset type detection logic in the DDR driver.
Implement a more robust and comprehensive check that accurately
distinguish

fix(intel): unexpected DDR reset type value observed on Agilex5

Redesign the reset type detection logic in the DDR driver.
Implement a more robust and comprehensive check that accurately
distinguishes all possible DDR_RESET_TYPE values, including 0x4
and any future additions.

Change-Id: I8f1abdc8269b0de68733e5fcb3f12b4a5640770e
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>

show more ...

cb3ceb5306-May-2025 Girisha Dengi <girisha.dengi@intel.com>

fix(intel): flush the mailbox response buffer in SiPSVC V3

In SiPSVC V3, the user suppiled buffer will be directly used
for collecting the response from SDM mailbox - this way we
can avoid keeping t

fix(intel): flush the mailbox response buffer in SiPSVC V3

In SiPSVC V3, the user suppiled buffer will be directly used
for collecting the response from SDM mailbox - this way we
can avoid keeping the response local copy in the TF-A and
improve performance. Once the response is collected in the
user buffer, we need to FLUSH to maintain coherency.

Change-Id: I265ce177fe42d7ab647c875d52286de4b998672d
Signed-off-by: Girisha Dengi <girisha.dengi@intel.com>
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>

show more ...

d7286ade07-Jul-2025 Girisha Dengi <girisha.dengi@altera.com>

fix(intel): update the RSU version logic read

Update the RSU version logic read, keep the version
with backward compatible as SiPSVC V1.

Change-Id: Ibb0f3bb631c7759e65ac028a9e52006f2f057e6f
Signed-

fix(intel): update the RSU version logic read

Update the RSU version logic read, keep the version
with backward compatible as SiPSVC V1.

Change-Id: Ibb0f3bb631c7759e65ac028a9e52006f2f057e6f
Signed-off-by: Girisha Dengi <girisha.dengi@altera.com>
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>

show more ...

baf2e39f08-Aug-2025 Madhukar Pappireddy <madhukar.pappireddy@arm.com>

Merge changes I61d77211,I9cb5c1fa,I8e8a92fd into integration

* changes:
refactor(gicv3): clarify redistributor base address usage with USE_GIC_DRIVER=3
fix(gicv3): remove plat_gicv3_base.c
ref

Merge changes I61d77211,I9cb5c1fa,I8e8a92fd into integration

* changes:
refactor(gicv3): clarify redistributor base address usage with USE_GIC_DRIVER=3
fix(gicv3): remove plat_gicv3_base.c
refactor(versal-net): use the generic GIC driver

show more ...

3f446df429-Jul-2025 Hope Wang <hope.wang@mediatek.corp-partner.google.com>

feat(mt8189): add support for PTP3

Use common PTP3 driver to protect CPU from excessive voltage drop in CPU
heavy loading.

Signed-off-by: Hope Wang <hope.wang@mediatek.corp-partner.google.com>
Chan

feat(mt8189): add support for PTP3

Use common PTP3 driver to protect CPU from excessive voltage drop in CPU
heavy loading.

Signed-off-by: Hope Wang <hope.wang@mediatek.corp-partner.google.com>
Change-Id: Iab4a77a6d1816a520f3fe112ef94efdc5789f6c8

show more ...

c8a74b4529-Jul-2025 Hope Wang <hope.wang@mediatek.corp-partner.google.com>

refactor(mediatek): move ptp3_plat.h to common code

To improve code reusability, move the common code from
mt8188/ptp3_plat.h and mt8195/ptp3_plat.h into ptp3_common.h. Place the
platform-specific c

refactor(mediatek): move ptp3_plat.h to common code

To improve code reusability, move the common code from
mt8188/ptp3_plat.h and mt8195/ptp3_plat.h into ptp3_common.h. Place the
platform-specific code in ptp3_plat_v1.h for mt8195 and ptp3_plat_v2.h
for mt8188.

Signed-off-by: Hope Wang <hope.wang@mediatek.corp-partner.google.com>
Change-Id: I38c32fa3ad03f9dc7a653ed89da335d26f70f75b

show more ...

0934946e06-May-2025 Girisha Dengi <girisha.dengi@intel.com>

fix(intel): update generic mailbox command filter method

Update generic mailbox command filter method, filter the
commands based on the mailbox spec command ID and not on
the SMC function ID.

Chang

fix(intel): update generic mailbox command filter method

Update generic mailbox command filter method, filter the
commands based on the mailbox spec command ID and not on
the SMC function ID.

Change-Id: Icceecc4c41858254d1a44e83552561f0b7c313ac
Signed-off-by: Girisha Dengi <girisha.dengi@intel.com>
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>

show more ...

e3fc8a0f07-Aug-2025 Mark Dykes <mark.dykes@arm.com>

Merge "fix(intel): solve agilex warm reset issue" into integration

d0abef9f07-Aug-2025 Mark Dykes <mark.dykes@arm.com>

Merge "fix(intel): support DDR In-line and Out-of-Band ECC handling" into integration

f3083e2e07-Aug-2025 Mark Dykes <mark.dykes@arm.com>

Merge "feat(intel): move common functions to common lib files" into integration

0f624ddb07-Aug-2025 Mark Dykes <mark.dykes@arm.com>

Merge "fix(intel): add 5us delay before Linux reconfig to avoid HNOC hang" into integration

452afcfb07-Aug-2025 Govindraj Raja <govindraj.raja@arm.com>

Merge changes from topic "xlnx_fix_gen_unused_var" into integration

* changes:
fix(console): create unique variable name
fix(bl31): declare function as static
fix(psci): initialise variable to

Merge changes from topic "xlnx_fix_gen_unused_var" into integration

* changes:
fix(console): create unique variable name
fix(bl31): declare function as static
fix(psci): initialise variable to default zero
fix(services): declare unused parameters as void
fix(lib): declare unused parameters as void
fix(platforms): declare unused parameters as void

show more ...

e079d66e07-Aug-2025 Govindraj Raja <govindraj.raja@arm.com>

Merge "feat(mt8189): add UFS functions used by libbl31.a" into integration

ed11c2ff03-Jun-2025 Kun Lu <kun.lu@mediatek.com>

feat(mt8189): add EC pin control in SPM

Set EC pin control low/high when SPM suspend/resume.

Signed-off-by: Kun Lu <kun.lu@mediatek.com>
Change-Id: Id3360744e52cdcf5613e653cc831740a54140ee4

d92ee8e903-Jun-2025 Kun Lu <kun.lu@mediatek.com>

feat(mt8189): add LPM v2 support

Add LPM (Low Power Module) v2 support for MT8189. LPM connects idle and
SPM to achieve lower power consumption in some scenarios.

Signed-off-by: Kun Lu <kun.lu@medi

feat(mt8189): add LPM v2 support

Add LPM (Low Power Module) v2 support for MT8189. LPM connects idle and
SPM to achieve lower power consumption in some scenarios.

Signed-off-by: Kun Lu <kun.lu@mediatek.com>
Change-Id: Iacb23acd1848a57a6a140a47e030b235cfc43068

show more ...

5f748b3c03-Jun-2025 Kun Lu <kun.lu@mediatek.com>

feat(mt8189): add SPM common driver support

This patch mainly initializes the SPM and provides common APIs for SPM
to enable the use of its various features.

Signed-off-by: Kun Lu <kun.lu@mediatek.

feat(mt8189): add SPM common driver support

This patch mainly initializes the SPM and provides common APIs for SPM
to enable the use of its various features.

Signed-off-by: Kun Lu <kun.lu@mediatek.com>
Change-Id: I2b60cc18eafeb21ed08194315f781209a75f2dd7

show more ...

5e91cfd603-Jun-2025 Kun Lu <kun.lu@mediatek.com>

feat(mt8189): add VCORE DVFS drivers

VCORE DVFS is the feature to change VCORE/DDR Freq for power saving
When there are no requests for using VCORE/DRAM, VCORE DVFS will
lower the voltage and freque

feat(mt8189): add VCORE DVFS drivers

VCORE DVFS is the feature to change VCORE/DDR Freq for power saving
When there are no requests for using VCORE/DRAM, VCORE DVFS will
lower the voltage and frequency of VCORE/DRAM to achieve power saving.

Signed-off-by: Kun Lu <kun.lu@mediatek.com>
Change-Id: I625e9498c801092a1b2ed9844fe74357c0adaf96

show more ...

65db67b803-Jun-2025 Kun Lu <kun.lu@mediatek.com>

feat(mt8189): add SPM basic features support

This patch mainly collects and organizes SPM state information to
facilitate debugging when issues arise.

Signed-off-by: Kun Lu <kun.lu@mediatek.com>
Ch

feat(mt8189): add SPM basic features support

This patch mainly collects and organizes SPM state information to
facilitate debugging when issues arise.

Signed-off-by: Kun Lu <kun.lu@mediatek.com>
Change-Id: I477143c2003ed28040a4c8321bb89f81e6cc49db

show more ...

1...<<11121314151617181920>>...355