| 111a384c | 12-Feb-2020 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): remove unsupported features on STM32MP13
* GPIO: On STM32MP13, there are no banks GPIOJ, GPIOK and GPIOZ. * STM32MP13 is a single Cortex-A7 CPU: remove reset from MPU1 and reset fr
feat(stm32mp1): remove unsupported features on STM32MP13
* GPIO: On STM32MP13, there are no banks GPIOJ, GPIOK and GPIOZ. * STM32MP13 is a single Cortex-A7 CPU: remove reset from MPU1 and reset from MCU traces * There is no MCU on STM32MP13. Put MCU security management under STM32MP15 flag. * The authentication feature is not supported yet on STM32MP13, put the code under SPM32MP15 flag. * On STM32MP13, the monotonic counter is managed in ROM code, keep the monotonic counter update just for STM32MP15. * SYSCFG: put registers not present on STM32MP13 under STM32MP15 flag, as the code that manages them. * PMIC: use ldo3 during DDR configuration only for STM32MP15 * Reset UART pins on USB boot is no more required.
Change-Id: Iceba59484a9bb02828fe7e99f3ecafe69c837bc7 Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
show more ...
|
| 48ede661 | 03-Feb-2020 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): update memory mapping for STM32MP13
SYSRAM is only 128KB and starts at 0x2FFE0000. SRAMs are added. BL2 code and DTB sizes are also reduced to fit in 128KB.
Change-Id: I25da99ef5c08
feat(stm32mp1): update memory mapping for STM32MP13
SYSRAM is only 128KB and starts at 0x2FFE0000. SRAMs are added. BL2 code and DTB sizes are also reduced to fit in 128KB.
Change-Id: I25da99ef5c08f8008ff00d38248d61b6045adad4 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| bdec516e | 18-Dec-2020 |
Sebastien Pasdeloup <sebastien.pasdeloup-ext@st.com> |
feat(stm32mp1): introduce new flag for STM32MP13
STM32MP13 is a variant of STM32MP1, with a single Cortex-A7, and no Cortex-M4. There is only one DDR port. SP_min is not supported, only OP-TEE can b
feat(stm32mp1): introduce new flag for STM32MP13
STM32MP13 is a variant of STM32MP1, with a single Cortex-A7, and no Cortex-M4. There is only one DDR port. SP_min is not supported, only OP-TEE can be used as monitor. STM32MP13 uses the header v2.0 format for stm32image generation for BL2.
Change-Id: Ie5b0e3230c5e064fe96f3561fc5b3208914dea53 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 2d8886ac | 18-Nov-2019 |
Nicolas Le Bayon <nicolas.le.bayon@st.com> |
feat(st): update stm32image tool for header v2
The stm32image tool is updated to manage new header v2.0 for BL2 images. Add new structure for the header v2.0 management. Adapt to keep compatibility
feat(st): update stm32image tool for header v2
The stm32image tool is updated to manage new header v2.0 for BL2 images. Add new structure for the header v2.0 management. Adapt to keep compatibility with v1.0. Add the header version major and minor in the command line when executing the tool, as well as binary type (0x10 for BL2).
Change-Id: I70c187e8e7e95b57ab7cfad63df314307a78f1d6 Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
show more ...
|
| 9b2510b6 | 24-Feb-2022 |
Bipin Ravi <bipin.ravi@arm.com> |
fix(security): apply SMCCC_ARCH_WORKAROUND_3 to A73/A75/A72/A57
This patch applies CVE-2022-23960 workarounds for Cortex-A75, Cortex-A73, Cortex-A72 & Cortex-A57. This patch also implements the new
fix(security): apply SMCCC_ARCH_WORKAROUND_3 to A73/A75/A72/A57
This patch applies CVE-2022-23960 workarounds for Cortex-A75, Cortex-A73, Cortex-A72 & Cortex-A57. This patch also implements the new SMCCC_ARCH_WORKAROUND_3 and enables necessary discovery hooks for Coxtex-A72, Cortex-A57, Cortex-A73 and Cortex-A75 to enable discovery of this SMC via SMC_FEATURES. SMCCC_ARCH_WORKAROUND_3 is implemented for A57/A72 because some revisions are affected by both CVE-2022-23960 and CVE-2017-5715 and this allows callers to replace SMCCC_ARCH_WORKAROUND_1 calls with SMCCC_ARCH_WORKAROUND_3. For details of SMCCC_ARCH_WORKAROUND_3, please refer SMCCCv1.4 specification.
Signed-off-by: Bipin Ravi <bipin.ravi@arm.com> Signed-off-by: John Powell <john.powell@arm.com> Change-Id: Ifa6d9c7baa6764924638efe3c70468f98d60ed7c
show more ...
|
| 9492b391 | 10-Mar-2022 |
Uwe Kleine-König <u.kleine-koenig@pengutronix.de> |
fix(st): don't try to read boot partition on SD cards
When trying to boot from an SD card with STM32MP_EMMC_BOOT enabled, booting fails with:
ERROR: Got unexpected value for active boot partitio
fix(st): don't try to read boot partition on SD cards
When trying to boot from an SD card with STM32MP_EMMC_BOOT enabled, booting fails with:
ERROR: Got unexpected value for active boot partition, 0 ASSERT: plat/st/common/bl2_stm32_io_storage.c:285
because SD cards don't provide a boot partition. So only try reading from such a partition when booting from eMMC.
Fixes: 214c8a8d08b2 ("feat(plat/st): add STM32MP_EMMC_BOOT option") Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Change-Id: I354b737a3ae3ea577e83dfeb7096df22275d852d
show more ...
|
| 99887cb9 | 02-Mar-2022 |
Yann Gautier <yann.gautier@foss.st.com> |
refactor(st): configure UART baudrate
Add the possibility to configure console UART baudrate, it can be passed as a command line parameter with STM32MP_UART_BAUDRATE. The default value remains 11520
refactor(st): configure UART baudrate
Add the possibility to configure console UART baudrate, it can be passed as a command line parameter with STM32MP_UART_BAUDRATE. The default value remains 115200.
Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: I000df70c10b2b4dac1449556596f9820c36cf243
show more ...
|
| ceab2fc3 | 28-Feb-2022 |
Yann Gautier <yann.gautier@st.com> |
fix(stm32mp1): fix enum prints
With gcc-11, the -Wformat-signedness warning complains about enum values that should be printed as unsigned values. But the current version of compiler used in CI stat
fix(stm32mp1): fix enum prints
With gcc-11, the -Wformat-signedness warning complains about enum values that should be printed as unsigned values. But the current version of compiler used in CI states that this parameter is signed. Just cast the value then.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Ic0655e5ba9c44fe6abcd9958d7a9972f5de3b7ef
show more ...
|
| 8d9c1b3c | 16-Feb-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st-format-signedness" into integration
* changes: feat(stm32mp1): enable format-signedness warning fix(stm32mp1): correct types in messages fix(st-pmic): correct verb
Merge changes from topic "st-format-signedness" into integration
* changes: feat(stm32mp1): enable format-signedness warning fix(stm32mp1): correct types in messages fix(st-pmic): correct verbose message fix(st-sdmmc2): correct cmd_idx type in messages fix(st-fmc): fix type in message fix(mtd): correct types in messages fix(usb): correct type in message fix(tzc400): correct message with filter fix(psci): correct parent_node type in messages fix(libc): correct some messages fix(fconf): correct image_id type in messages fix(bl2): correct messages with image_id
show more ...
|
| cff26c19 | 14-Feb-2022 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): enable format-signedness warning
Add the flag -Wformat-signedness to TF_CFLAGS for STM32MP1.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I6af18778902b0a4dae1c08735d
feat(stm32mp1): enable format-signedness warning
Add the flag -Wformat-signedness to TF_CFLAGS for STM32MP1.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I6af18778902b0a4dae1c08735d2d070ef3d137ce
show more ...
|
| 43bbdca0 | 14-Feb-2022 |
Yann Gautier <yann.gautier@st.com> |
fix(stm32mp1): correct types in messages
Avoid warnings when -Wformat-signedness is enabled.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I0ca41cb96826b4f7f9bcf77909fad110325c1e91 |
| 56e8952f | 09-Feb-2022 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): move PIE flag to SP_min
The PIE compilation is used only for BL32, move the ENABLE_PIE to sp_min-stm32mp1.mk file. Override PIE flags, as sp_min.mk file is included after the fla
refactor(stm32mp1): move PIE flag to SP_min
The PIE compilation is used only for BL32, move the ENABLE_PIE to sp_min-stm32mp1.mk file. Override PIE flags, as sp_min.mk file is included after the flags are set in Makefile. The BL2_IN_XIP_MEM was added for a feature not yet upstreamed. It is then removed from platform.mk file.
Change-Id: If055e51e0f160f99cd4e4cf68ca718d4d693119c Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@foss.st.com>
show more ...
|
| 2165f97e | 11-Feb-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "feat(common): add SZ_* macros" into integration |
| c870188d | 09-Feb-2022 |
Nicolas Toromanoff <nicolas.toromanoff@foss.st.com> |
refactor(stm32mp1): update tamp_bkpr return type
tamp_bkpr() returns a register address. So use uintptr_t instead of uin32_t.
Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@foss.st.com> Chan
refactor(stm32mp1): update tamp_bkpr return type
tamp_bkpr() returns a register address. So use uintptr_t instead of uin32_t.
Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@foss.st.com> Change-Id: I5eddfa525465313dadfec18d128248a968ba74e2
show more ...
|
| 1af59c45 | 08-Feb-2022 |
Yann Gautier <yann.gautier@st.com> |
feat(common): add SZ_* macros
Add the SZ_* macros from 32 to 2G. This allows removing some defines in raw NAND driver and STM32MP1 boot device selection code.
Change-Id: I3c4d4959b0f43e785eeb37a43d
feat(common): add SZ_* macros
Add the SZ_* macros from 32 to 2G. This allows removing some defines in raw NAND driver and STM32MP1 boot device selection code.
Change-Id: I3c4d4959b0f43e785eeb37a43d03b2906b7fcfbc Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Vishnu Banavath <vishnu.banavath@arm.com> Signed-off-by: Arpita S.K <Arpita.S.K@arm.com>
show more ...
|
| 0e38ff2a | 04-Feb-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "feat(st): update the security based on new compatible" into integration |
| 812daf91 | 15-Dec-2020 |
Lionel Debieve <lionel.debieve@st.com> |
feat(st): update the security based on new compatible
From the new binding, the RCC become secured based on the new compatible. This must be done only from the secure OS initialisation.
Signed-off-
feat(st): update the security based on new compatible
From the new binding, the RCC become secured based on the new compatible. This must be done only from the secure OS initialisation.
Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Change-Id: I7f0a62f22bfcca638ddaefc9563df00f89f01653
show more ...
|
| c768b2b2 | 18-Oct-2021 |
Yann Gautier <yann.gautier@st.com> |
feat(st): add early console in BL2
Add an early UART console to ease debug before UART is fully configured. This is done under flag STM32MP_EARLY_CONSOLE in the first STM32MP1 platform function call
feat(st): add early console in BL2
Add an early UART console to ease debug before UART is fully configured. This is done under flag STM32MP_EARLY_CONSOLE in the first STM32MP1 platform function called (bl2_el3_early_platform_setup()). It uses the parameters defined for crash console: STM32MP_DEBUG_USART* macros.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Id6be62368723a0499e97bbf56fb52c166fcbdfad
show more ...
|
| 99026cff | 02-Feb-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "st-security-update" into integration
* changes: feat(stm32mp1): warn when debug enabled on secure chip fix(stm32mp1): rework switch/case for MISRA feat(st): disable a
Merge changes from topic "st-security-update" into integration
* changes: feat(stm32mp1): warn when debug enabled on secure chip fix(stm32mp1): rework switch/case for MISRA feat(st): disable authentication based on part_number
show more ...
|
| ed2d29ae | 02-Feb-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st-gpio-update" into integration
* changes: feat(st-gpio): do not apply secure config in BL2 feat(st): get pin_count from the gpio-ranges property feat(st-gpio): allo
Merge changes from topic "st-gpio-update" into integration
* changes: feat(st-gpio): do not apply secure config in BL2 feat(st): get pin_count from the gpio-ranges property feat(st-gpio): allow to set a gpio in output mode refactor(st-gpio): code improvements
show more ...
|
| 20eb9d5b | 02-Feb-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "fix(stm32mp1): remove interrupt_provider warning for dtc" into integration |
| d0f2cf3b | 21-Sep-2021 |
Fabien Dessenne <fabien.dessenne@foss.st.com> |
feat(st): get pin_count from the gpio-ranges property
The "ngpios" property is deprecated and may be removed. Use the "gpio-ranges" property where the last parameter of that property is the number o
feat(st): get pin_count from the gpio-ranges property
The "ngpios" property is deprecated and may be removed. Use the "gpio-ranges" property where the last parameter of that property is the number of available pins within that range.
Signed-off-by: Fabien Dessenne <fabien.dessenne@foss.st.com> Change-Id: I28295412c7cb1246fc753cff0d447b6fdcdc4c0f
show more ...
|
| ac4b8b06 | 28-Jan-2020 |
Lionel Debieve <lionel.debieve@st.com> |
feat(stm32mp1): warn when debug enabled on secure chip
Add a banner that inform user that debug is enabled on a secure chip.
Change-Id: Ib618ac1332b40a1af72d0b60750eea4fc36a8014 Signed-off-by: Lion
feat(stm32mp1): warn when debug enabled on secure chip
Add a banner that inform user that debug is enabled on a secure chip.
Change-Id: Ib618ac1332b40a1af72d0b60750eea4fc36a8014 Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| f7130e81 | 19-Oct-2021 |
Yann Gautier <yann.gautier@st.com> |
fix(stm32mp1): rework switch/case for MISRA
Avoid the use of return inside switch/case in stm32mp_is_single_core(). Although this MISRA rulre might not be enforced, we align on what is done for stm3
fix(stm32mp1): rework switch/case for MISRA
Avoid the use of return inside switch/case in stm32mp_is_single_core(). Although this MISRA rulre might not be enforced, we align on what is done for stm32mp_is_auth_supported().
Change-Id: I00a5ec1b18c55b4254af00c9c5cf5a4dce104175 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 49abdfd8 | 06-Dec-2019 |
Lionel Debieve <lionel.debieve@st.com> |
feat(st): disable authentication based on part_number
STM32MP15xA and STM32MP15xD chip part numbers don't support the secure boot. All functions linked to secure boot must not be used and signed bin
feat(st): disable authentication based on part_number
STM32MP15xA and STM32MP15xD chip part numbers don't support the secure boot. All functions linked to secure boot must not be used and signed binaries are not allowed on such chip.
Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Change-Id: I5b85f322f5eb3b64415e1819bd00fb2c99f20695
show more ...
|