Home
last modified time | relevance | path

Searched refs:uRegBase (Results 1 – 16 of 16) sorted by relevance

/utopia/UTPA2-700.0.x/modules/miu/hal/maldives/miu/
H A DhalMIU.c1157 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1165 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1169 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1173 uRegBase = MIU2_ATOP_BASE; in HAL_MIU_SetSsc()
1177 uRegBase = MIU3_ATOP_BASE; in HAL_MIU_SetSsc()
1185 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1202 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1211 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1217 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1222 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/curry/miu/
H A DhalMIU.c975 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
988 uRegBase = MIU_ATOP_BASE+0x80; in HAL_MIU_SetSsc()
998 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1001 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1018 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x30)>>4); //Bit 13,12 (… in HAL_MIU_SetSsc()
1023 … u16Input_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_INPUT_DIV_2ND)); //Bit 0~7 (0x101222) in HAL_MIU_SetSsc()
1027 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC0)>>6); //Bit 15,14 (0x110D3… in HAL_MIU_SetSsc()
1033 … u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND)); //Bit 0~7 (0x101223) in HAL_MIU_SetSsc()
1038 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1056 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/mooney/miu/
H A DhalMIU.c1312 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1320 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1324 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1328 uRegBase = MIU2_ATOP_BASE; in HAL_MIU_SetSsc()
1332 uRegBase = MIU3_ATOP_BASE; in HAL_MIU_SetSsc()
1340 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1357 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1366 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1372 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1377 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/M7621/miu/
H A DhalMIU.c1239 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1247 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1251 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1259 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1276 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1285 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1291 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1296 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1314 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
1320 …HAL_MIU_Write2Byte(uRegBase+MIU_DDFSTEP,(HAL_MIU_Read2Byte(uRegBase+MIU_DDFSTEP) & (~0x03FF))|uDDF… in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/maxim/miu/
H A DhalMIU.c1233 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1241 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1245 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1253 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1270 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1279 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1285 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1290 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1308 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
1314 …HAL_MIU_Write2Byte(uRegBase+MIU_DDFSTEP,(HAL_MIU_Read2Byte(uRegBase+MIU_DDFSTEP) & (~0x03FF))|uDDF… in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/k6/miu/
H A DhalMIU.c1407 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1417 uRegBase = MIU_ATOP_BASE+0x80; in HAL_MIU_SetSsc()
1427 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1430 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1447 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x30)>>4); //Bit 13,12 (… in HAL_MIU_SetSsc()
1452 … u16Input_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_INPUT_DIV_2ND)); //Bit 0~7 (0x101222) in HAL_MIU_SetSsc()
1456 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC0)>>6); //Bit 15,14 (0x110D3… in HAL_MIU_SetSsc()
1462 … u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND)); //Bit 0~7 (0x101223) in HAL_MIU_SetSsc()
1467 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1485 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/kano/miu/
H A DhalMIU.c1407 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1417 uRegBase = MIU_ATOP_BASE+0x80; in HAL_MIU_SetSsc()
1427 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1430 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1447 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x30)>>4); //Bit 13,12 (… in HAL_MIU_SetSsc()
1452 … u16Input_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_INPUT_DIV_2ND)); //Bit 0~7 (0x101222) in HAL_MIU_SetSsc()
1456 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC0)>>6); //Bit 15,14 (0x110D3… in HAL_MIU_SetSsc()
1462 … u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND)); //Bit 0~7 (0x101223) in HAL_MIU_SetSsc()
1467 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1485 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/manhattan/miu/
H A DhalMIU.c1399 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1407 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1411 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1415 uRegBase = MIU2_ATOP_BASE; in HAL_MIU_SetSsc()
1423 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1440 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1449 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1455 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1460 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1478 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/k6lite/miu/
H A DhalMIU.c1406 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1416 uRegBase = MIU_ATOP_BASE+0x80; in HAL_MIU_SetSsc()
1426 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1429 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1446 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x30)>>4); //Bit 13,12 (… in HAL_MIU_SetSsc()
1451 … u16Input_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_INPUT_DIV_2ND)); //Bit 0~7 (0x101222) in HAL_MIU_SetSsc()
1455 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC0)>>6); //Bit 15,14 (0x110D3… in HAL_MIU_SetSsc()
1461 … u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND)); //Bit 0~7 (0x101223) in HAL_MIU_SetSsc()
1466 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1484 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/k7u/miu/
H A DhalMIU.c1407 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1417 uRegBase = MIU_ATOP_BASE+0x80; in HAL_MIU_SetSsc()
1427 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1430 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1447 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x30)>>4); //Bit 13,12 (… in HAL_MIU_SetSsc()
1452 … u16Input_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_INPUT_DIV_2ND)); //Bit 0~7 (0x101222) in HAL_MIU_SetSsc()
1456 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC0)>>6); //Bit 15,14 (0x110D3… in HAL_MIU_SetSsc()
1462 … u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND)); //Bit 0~7 (0x101223) in HAL_MIU_SetSsc()
1467 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1485 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/macan/miu/
H A DhalMIU.c1263 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1271 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1275 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1279 uRegBase = MIU2_ATOP_BASE; in HAL_MIU_SetSsc()
1287 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1304 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1313 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1319 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1324 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1342 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/messi/miu/
H A DhalMIU.c1353 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1361 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1365 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1369 uRegBase = MIU2_ATOP_BASE; in HAL_MIU_SetSsc()
1373 uRegBase = MIU3_ATOP_BASE; in HAL_MIU_SetSsc()
1381 HAL_MIU_SSC_DBG(ULOGD(TAG_MIU, "MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1398 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1407 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1413 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1418 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/mainz/miu/
H A DhalMIU.c1353 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1361 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1365 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1369 uRegBase = MIU2_ATOP_BASE; in HAL_MIU_SetSsc()
1373 uRegBase = MIU3_ATOP_BASE; in HAL_MIU_SetSsc()
1381 HAL_MIU_SSC_DBG(ULOGD(TAG_MIU, "MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1398 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1407 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1413 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1418 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/maserati/miu/
H A DhalMIU.c1476 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1484 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1488 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1492 uRegBase = MIU2_ATOP_BASE; in HAL_MIU_SetSsc()
1500 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1517 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1526 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1532 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1537 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1555 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/M7821/miu/
H A DhalMIU.c1482 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1490 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1494 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1498 uRegBase = MIU2_ATOP_BASE; in HAL_MIU_SetSsc()
1506 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1523 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1532 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1538 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1543 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1561 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
[all …]
/utopia/UTPA2-700.0.x/modules/miu/hal/mustang/miu/
H A DhalMIU.c1413 MS_U32 uDDFSET, uDDR_MHz, uDDFStep, uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc() local
1421 uRegBase = MIU_ATOP_BASE; in HAL_MIU_SetSsc()
1425 uRegBase = MIU1_ATOP_BASE; in HAL_MIU_SetSsc()
1433 HAL_MIU_SSC_DBG(printf("MMIO base:%lx uRegBase:%lx\n", _gMIU_MapBase, uRegBase)); in HAL_MIU_SetSsc()
1450 …u8Temp = ((MS_U16)(HAL_MIU_Read2Byte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0x3)); //Bit 9,8 (0x110D… in HAL_MIU_SetSsc()
1459 …u8Temp = ((HAL_MIU_ReadByte(uRegBase+MIU_DDRPLL_DIV_FIRST)&0xC)>>2); //Bit 11,10 (0x110D36) in HAL_MIU_SetSsc()
1465 …u16Loop_DIV_Second = (HAL_MIU_ReadByte(uRegBase+MIU_PLL_LOOP_DIV_2ND))&0x1F; //Bit 0~4 (0x101… in HAL_MIU_SetSsc()
1470 uDDFSET = HAL_MIU_Read4Byte(uRegBase+MIU_DDFSET) & 0x00ffffff; in HAL_MIU_SetSsc()
1488 HAL_MIU_Write2Byte(uRegBase+MIU_DDFSPAN,u16DDFSpan); in HAL_MIU_SetSsc()
1494 …HAL_MIU_Write2Byte(uRegBase+MIU_DDFSTEP,(HAL_MIU_Read2Byte(uRegBase+MIU_DDFSTEP) & (~0x03FF))|uDDF… in HAL_MIU_SetSsc()
[all …]