Home
last modified time | relevance | path

Searched refs:TOP_CKG_HVD_160MHZ (Results 1 – 24 of 24) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maserati/hvd/
H A DregHVD.h367 #define TOP_CKG_HVD_160MHZ BITS(3:2,2) macro
H A DhalHVD_sub.c1493 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
1502 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
H A DhalHVD.c1602 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
1608 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/manhattan/hvd/
H A DregHVD.h367 #define TOP_CKG_HVD_160MHZ BITS(3:2,2) macro
H A DhalHVD_sub.c1493 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
1502 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
H A DhalHVD.c1602 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
1608 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/macan/hvd/
H A DregHVD.h367 #define TOP_CKG_HVD_160MHZ BITS(3:2,2) macro
H A DhalHVD_sub.c1493 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
1502 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
H A DhalHVD.c1602 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
1608 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7821/hvd/
H A DregHVD.h367 #define TOP_CKG_HVD_160MHZ BITS(3:2,2) macro
H A DhalHVD_sub.c1493 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
1502 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
H A DhalHVD.c1602 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
1608 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maxim/hvd/
H A DregHVD.h367 #define TOP_CKG_HVD_160MHZ BITS(3:2,2) macro
H A DhalHVD_sub.c1493 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
1502 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
H A DhalHVD.c1602 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
1608 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7621/hvd/
H A DregHVD.h367 #define TOP_CKG_HVD_160MHZ BITS(3:2,2) macro
H A DhalHVD_sub.c1493 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
1502 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_Sub_PowerCtrl()
H A DhalHVD.c1602 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
1608 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ , TOP_CKG_HVD_CLK_MASK); in HAL_HVD_PowerCtrl()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/hvd_ex/
H A DregHVD_EX.h455 #define TOP_CKG_HVD_160MHZ BITS(3:2,3) macro
H A DhalHVD_EX.c2642 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ, TOP_CKG_HVD_CLK_MASK); in HAL_HVD_EX_PowerCtrl()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/hvd_ex/
H A DregHVD_EX.h455 #define TOP_CKG_HVD_160MHZ BITS(3:2,3) macro
H A DhalHVD_EX.c2642 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ, TOP_CKG_HVD_CLK_MASK); in HAL_HVD_EX_PowerCtrl()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/hvd_v3/
H A DregHVD_EX.h463 #define TOP_CKG_HVD_160MHZ BITS(3:2,3) macro
H A DhalHVD_EX.c3801 _HVD_WriteByteMask(REG_TOP_HVD, TOP_CKG_HVD_160MHZ, TOP_CKG_HVD_CLK_MASK); in HAL_HVD_EX_PowerCtrl()