Home
last modified time | relevance | path

Searched refs:REG_PM_PWM0_IS_GPIO (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/pwm/hal/macan/pwm/
H A DregPWM.h310 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1322 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO,BITS(5:5,0),BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/messi/pwm/
H A DregPWM.h310 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1647 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO,BITS(5:5,0),BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/mooney/pwm/
H A DregPWM.h310 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1639 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO,BITS(5:5,0),BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/mainz/pwm/
H A DregPWM.h310 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1642 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO,BITS(5:5,0),BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/manhattan/pwm/
H A DregPWM.h310 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1639 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO,BITS(5:5,0),BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/maxim/pwm/
H A DregPWM.h319 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1639 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO,BITS(5:5,0),BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/mustang/pwm/
H A DregPWM.h303 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1332 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO, BITS(5:5, 0), BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/M7621/pwm/
H A DregPWM.h319 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1639 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO,BITS(5:5,0),BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/M7821/pwm/
H A DregPWM.h319 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1640 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO,BITS(5:5,0),BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/maldives/pwm/
H A DregPWM.h299 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1327 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO, BITS(5:5, 0), BMASK(5:5)); in HAL_PM_PWM_Enable()
/utopia/UTPA2-700.0.x/modules/pwm/hal/maserati/pwm/
H A DregPWM.h319 #define REG_PM_PWM0_IS_GPIO (0x1C) //bit5 macro
H A DhalPWM.c1640 HAL_PM_WriteRegBit(REG_PM_PWM0_IS_GPIO,BITS(5:5,0),BMASK(5:5)); in HAL_PM_PWM_Enable()