Home
last modified time | relevance | path

Searched refs:MIU0_REG_SEL2 (Results 1 – 25 of 98) sorted by relevance

1234

/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/manhattan/hvd/
H A DhalHVD.c214 #define HVD_MVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == BIT(4))
216 #define HVD_HVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == BIT(2))
217 #define HVD_HVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == BIT(1))
1402 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1404 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1408 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1414 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1416 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1420 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1430 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_CheckMIUSel()
[all …]
H A DhalHVD_sub.c1304 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1306 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1310 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1316 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1318 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1322 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1332 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_Sub_CheckMIUSel()
1334 …BufAddr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9))); in HAL_HVD_Sub_CheckMIUSel()
1338 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(9), BIT(9)); in HAL_HVD_Sub_CheckMIUSel()
1341 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maxim/hvd/
H A DhalHVD.c214 #define HVD_MVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == BIT(4))
216 #define HVD_HVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == BIT(2))
217 #define HVD_HVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == BIT(1))
1402 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1404 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1408 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1414 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1416 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1420 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1430 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_CheckMIUSel()
[all …]
H A DhalHVD_sub.c1304 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1306 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1310 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1316 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1318 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1322 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1332 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_Sub_CheckMIUSel()
1334 …BufAddr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9))); in HAL_HVD_Sub_CheckMIUSel()
1338 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(9), BIT(9)); in HAL_HVD_Sub_CheckMIUSel()
1341 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maserati/hvd/
H A DhalHVD.c214 #define HVD_MVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == BIT(4))
216 #define HVD_HVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == BIT(2))
217 #define HVD_HVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == BIT(1))
1402 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1404 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1408 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1414 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1416 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1420 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1430 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_CheckMIUSel()
[all …]
H A DhalHVD_sub.c1304 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1306 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1310 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1316 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1318 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1322 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1332 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_Sub_CheckMIUSel()
1334 …BufAddr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9))); in HAL_HVD_Sub_CheckMIUSel()
1338 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(9), BIT(9)); in HAL_HVD_Sub_CheckMIUSel()
1341 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7821/hvd/
H A DhalHVD.c214 #define HVD_MVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == BIT(4))
216 #define HVD_HVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == BIT(2))
217 #define HVD_HVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == BIT(1))
1402 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1404 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1408 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1414 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1416 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1420 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1430 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_CheckMIUSel()
[all …]
H A DhalHVD_sub.c1304 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1306 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1310 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1316 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1318 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1322 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1332 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_Sub_CheckMIUSel()
1334 …BufAddr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9))); in HAL_HVD_Sub_CheckMIUSel()
1338 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(9), BIT(9)); in HAL_HVD_Sub_CheckMIUSel()
1341 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7621/hvd/
H A DhalHVD.c214 #define HVD_MVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == BIT(4))
216 #define HVD_HVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == BIT(2))
217 #define HVD_HVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == BIT(1))
1402 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1404 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1408 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1414 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1416 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1420 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1430 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_CheckMIUSel()
[all …]
H A DhalHVD_sub.c1304 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1306 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1310 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1316 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1318 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1322 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1332 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_Sub_CheckMIUSel()
1334 …BufAddr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9))); in HAL_HVD_Sub_CheckMIUSel()
1338 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(9), BIT(9)); in HAL_HVD_Sub_CheckMIUSel()
1341 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/macan/hvd/
H A DhalHVD.c214 #define HVD_MVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == BIT(4))
216 #define HVD_HVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == BIT(2))
217 #define HVD_HVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == BIT(1))
1402 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1404 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1408 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1414 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_CheckMIUSel()
1416 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_CheckMIUSel()
1420 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_CheckMIUSel()
1430 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_CheckMIUSel()
[all …]
H A DhalHVD_sub.c1304 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1306 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1310 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1316 if( ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
1318 …Addr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) ); in HAL_HVD_Sub_CheckMIUSel()
1322 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(13), BIT(13)); in HAL_HVD_Sub_CheckMIUSel()
1332 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9)) == BIT(9)) ) in HAL_HVD_Sub_CheckMIUSel()
1334 …BufAddr , pHVDCtrl_Hal->MemMap.u32MIU1BaseAddr , (MS_U32)(_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(9))); in HAL_HVD_Sub_CheckMIUSel()
1338 _HVD_WriteWordMask(MIU0_REG_SEL2 , BIT(9), BIT(9)); in HAL_HVD_Sub_CheckMIUSel()
1341 if( !((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(13)) == BIT(13)) ) in HAL_HVD_Sub_CheckMIUSel()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mainz/hvd_v3/
H A DhalHVD_EX.c220 #define HVD_MVD_RW_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == 0)
222 #define HVD_HVD_RW_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == 0)
223 #define HVD_HVD_BBU_R_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == 0)
225 #define HVD_MVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == BIT(4))
227 #define HVD_HVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == BIT(2))
228 #define HVD_HVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == BIT(1))
236 #define HVD_EVD_RW_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(10)) == 0)
237 #define HVD_EVD_BBU_R_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(10)) == 0)
238 #define HVD_EVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(10)) == BIT(10))
239 #define HVD_EVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(10)) == BIT(10))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/hvd_v3/
H A DhalHVD_EX.c220 #define HVD_MVD_RW_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == 0)
223 #define HVD_HVD_BBU_R_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == 0)
225 #define HVD_MVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == BIT(4))
227 #define HVD_HVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == BIT(2))
228 #define HVD_HVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == BIT(1))
236 #define HVD_EVD_RW_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(10)) == 0)
237 #define HVD_EVD_BBU_R_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(10)) == 0)
238 #define HVD_EVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(10)) == BIT(10))
239 #define HVD_EVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(10)) == BIT(10))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mooney/hvd_v3/
H A DhalHVD_EX.c226 #define HVD_MVD_RW_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == 0)
228 #define HVD_HVD_RW_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == 0)
229 #define HVD_HVD_BBU_R_ON_MIU0 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == 0)
231 #define HVD_MVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(4)) == BIT(4))
233 #define HVD_HVD_RW_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(2)) == BIT(2))
234 #define HVD_HVD_BBU_R_ON_MIU1 ((_HVD_Read2Byte(MIU0_REG_SEL2) & BIT(1)) == BIT(1))
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/manhattan/vpu/
H A DregVPU.h361 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/vpu_ex/
H A DregVPU_EX.h368 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7821/vpu/
H A DregVPU.h361 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mainz/vpu_ex/
H A DregVPU_EX.h368 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/vpu_ex/
H A DregVPU_EX.h368 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/vpu_ex/
H A DregVPU_EX.h368 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7621/vpu/
H A DregVPU.h361 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/macan/vpu_ex/
H A DregVPU_EX.h368 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/vpu_ex/
H A DregVPU_EX.h368 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maserati/vpu_ex/
H A DregVPU_EX.h368 #define MIU0_REG_SEL2 (MIU0_REG_HVD_BASE+(( 0x007A)<<1)) macro

1234