Home
last modified time | relevance | path

Searched refs:E_INT_FIQ_VSYNC_VE4VBI (Results 1 – 14 of 14) sorted by relevance

/utopia/UTPA2-700.0.x/mxlib/hal/mustang/
H A DhalIRQTBL.h467 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/projects/tmplib/include/
H A DMsIRQ.h189 E_INT_FIQ_VSYNC_VE4VBI = E_INT_FIQ_0x30_START+5, enumerator
/utopia/UTPA2-700.0.x/mxlib/include/
H A DMsIRQ.h189 E_INT_FIQ_VSYNC_VE4VBI = E_INT_FIQ_0x30_START+5, enumerator
/utopia/UTPA2-700.0.x/mxlib/hal/kano/
H A DhalIRQTBL.h602 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/manhattan/
H A DhalIRQTBL.h611 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/k6lite/
H A DhalIRQTBL.h602 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/k6/
H A DhalIRQTBL.h602 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/curry/
H A DhalIRQTBL.h602 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/marcus/
H A DhalIRQTBL.h625 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/maxim/
H A DhalIRQTBL.h625 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/maserati/
H A DhalIRQTBL.h625 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/M7821/
H A DhalIRQTBL.h636 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/mxlib/hal/M7621/
H A DhalIRQTBL.h636 HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI); //ve_vbi_f0_int in HAL_InitIrqTable()
/utopia/UTPA2-700.0.x/projects/build/
H A Dpreprocess.txt31332 E_INT_FIQ_VSYNC_VE4VBI = E_INT_FIQ_0x30_START+5,