Home
last modified time | relevance | path

Searched refs:csc_ofst_y (Results 1 – 21 of 21) sorted by relevance

/rockchip-linux_mpp/mpp/hal/rkenc/jpege/
H A Dhal_jpege_vepu511_reg.h130 RK_U32 csc_ofst_y : 5; member
H A Dhal_jpege_vepu540c_reg.h515 RK_U32 csc_ofst_y : 5; member
H A Dhal_jpege_vepu511.c278 regs->src_udfo.csc_ofst_y = 16; in vepu511_set_jpeg_reg()
/rockchip-linux_mpp/mpp/hal/rkenc/common/
H A Dvepu540c_common.c232 regs->reg0278_src_udfo.csc_ofst_y = 16; in vepu540c_set_jpeg_reg()
H A Dvepu540c_common.h622 RK_U32 csc_ofst_y : 5; member
H A Dvepu510_common.h595 RK_U32 csc_ofst_y : 5; member
H A Dvepu511_common.h924 RK_U32 csc_ofst_y : 5; member
/rockchip-linux_mpp/mpp/hal/rkenc/h264e/
H A Dhal_h264e_vepu541_reg.h548 RK_U32 csc_ofst_y : 5; member
H A Dhal_h264e_vepu540c_reg.h434 RK_U32 csc_ofst_y : 5; member
H A Dhal_h264e_vepu541.c512 regs->reg021.csc_ofst_y = cfg_coeffs->_2y.offset; in setup_vepu541_prep()
530 regs->reg021.csc_ofst_y = cfg.offset[0]; in setup_vepu541_prep()
H A Dhal_h264e_vepu540c.c504 regs->reg_base.src_udfo.csc_ofst_y = cfg_coeffs->_2y.offset; in setup_vepu540c_prep()
522 regs->reg_base.src_udfo.csc_ofst_y = cfg.offset[0]; in setup_vepu540c_prep()
H A Dhal_h264e_vepu580.c785 regs->reg_base.src_udfo.csc_ofst_y = cfg_coeffs->_2y.offset; in setup_vepu580_prep()
803 regs->reg_base.src_udfo.csc_ofst_y = cfg.offset[0]; in setup_vepu580_prep()
H A Dhal_h264e_vepu510.c801 reg_frm->common.src_udfo.csc_ofst_y = cfg_coeffs->_2y.offset; in setup_vepu510_prep()
819 reg_frm->common.src_udfo.csc_ofst_y = cfg.offset[0]; in setup_vepu510_prep()
H A Dhal_h264e_vepu511.c778 reg_frm->common.src_udfo.csc_ofst_y = cfg_coeffs->_2y.offset; in setup_vepu511_prep()
796 reg_frm->common.src_udfo.csc_ofst_y = cfg.offset[0]; in setup_vepu511_prep()
H A Dhal_h264e_vepu580_reg.h409 RK_U32 csc_ofst_y : 5; member
/rockchip-linux_mpp/mpp/hal/rkenc/h265e/
H A Dhal_h265e_vepu540c_reg.h522 RK_U32 csc_ofst_y : 5; member
H A Dhal_h265e_vepu580_reg.h402 RK_U32 csc_ofst_y : 5; member
H A Dhal_h265e_vepu540c.c841 reg_base->reg0202_src_udfo.csc_ofst_y = cfg_coeffs->_2y.offset; in vepu540c_h265_set_pp_regs()
H A Dhal_h265e_vepu510.c1487 reg_frm->common.src_udfo.csc_ofst_y = cfg_coeffs->_2y.offset; in vepu510_h265_set_pp_regs()
H A Dhal_h265e_vepu511.c1210 reg_frm->common.src_udfo.csc_ofst_y = 0; in vepu511_h265_set_pp_regs()
H A Dhal_h265e_vepu580.c2051 reg_base->reg0202_src_udfo.csc_ofst_y = cfg_coeffs->_2y.offset; in vepu580_h265_set_pp_regs()