Home
last modified time | relevance | path

Searched refs:CR_C (Results 1 – 9 of 9) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/lib/
H A Dcache-cp15.c230 if ((cache_bit == CR_C) && !mmu_enabled()) in cache_enable()
243 if (cache_bit == CR_C) { in cache_disable()
245 if ((reg & CR_C) != CR_C) in cache_disable()
252 if (cache_bit == (CR_C | CR_M)) in cache_disable()
308 cache_enable(CR_C); in dcache_enable()
313 cache_disable(CR_C); in dcache_disable()
318 return (get_cr() & CR_C) != 0; in dcache_status()
/rk3399_rockchip-uboot/arch/arm/mach-uniphier/arm32/
H A Dlowlevel_init.S25 orr r0, r0, #(CR_C | CR_M) @ enable MMU and Dcache
44 bic r0, r0, #(CR_C | CR_M) @ disable MMU and Dcache
76 orr r0, r0, #(CR_C | CR_M) @ MMU and Dcache enable
H A Dpsci_smp.S17 bic r1, r1, #(CR_C | CR_M) @ Disable MMU and Dcache
/rk3399_rockchip-uboot/arch/arm/cpu/armv8/
H A Dcache_v8.c472 set_sctlr(get_sctlr() | CR_C); in dcache_enable()
482 if (!(sctlr & CR_C)) in dcache_disable()
485 set_sctlr(sctlr & ~(CR_C|CR_M)); in dcache_disable()
493 return (get_sctlr() & CR_C) != 0; in dcache_status()
H A Dcache.S235 movn x1, #(CR_M | CR_C | CR_I)
/rk3399_rockchip-uboot/arch/arm/include/asm/
H A Dsystem.h15 #define CR_C (1 << 2) /* Dcache enable */ macro
310 #define CR_C (1 << 2) /* Dcache enable */ macro
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/ls102xa/
H A Dcpu.c217 set_cr(get_cr() | CR_C); in enable_caches()
/rk3399_rockchip-uboot/common/
H A Dboard_r.c134 if (reg & CR_C) in print_cr()
/rk3399_rockchip-uboot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dcpu.c260 set_sctlr(get_sctlr() | CR_C); in arch_cpu_init()