Home
last modified time | relevance | path

Searched refs:postdiv1 (Results 1 – 5 of 5) sorted by relevance

/rk3399_ARM-atf/plat/rockchip/rk3568/drivers/scmi/
H A Drk3568_clk.c132 uint32_t postdiv1; member
145 .postdiv1 = _postdiv1, \
314 (div->postdiv1 << RK3568_PLLCON0_POSTDIV1_SHIFT)); in rk3568_apll_set_rate()
349 unsigned int fbdiv, postdiv1, refdiv, postdiv2; in rk3568_apll_get_rate() local
362 postdiv1 = (mmio_read_32(CRU_BASE + RK3568_PLLCON(0)) >> in rk3568_apll_get_rate()
374 rate64 = rate64 / postdiv1; in rk3568_apll_get_rate()
/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/dram/
H A Ddfs.c28 {.mhz = 928, .refdiv = 1, .fbdiv = 116, .postdiv1 = 3, .postdiv2 = 1},
29 {.mhz = 800, .refdiv = 1, .fbdiv = 100, .postdiv1 = 3, .postdiv2 = 1},
30 {.mhz = 732, .refdiv = 1, .fbdiv = 61, .postdiv1 = 2, .postdiv2 = 1},
31 {.mhz = 666, .refdiv = 1, .fbdiv = 111, .postdiv1 = 4, .postdiv2 = 1},
32 {.mhz = 600, .refdiv = 1, .fbdiv = 50, .postdiv1 = 2, .postdiv2 = 1},
33 {.mhz = 528, .refdiv = 1, .fbdiv = 66, .postdiv1 = 3, .postdiv2 = 1},
34 {.mhz = 400, .refdiv = 1, .fbdiv = 50, .postdiv1 = 3, .postdiv2 = 1},
35 {.mhz = 300, .refdiv = 1, .fbdiv = 50, .postdiv1 = 4, .postdiv2 = 1},
36 {.mhz = 200, .refdiv = 1, .fbdiv = 50, .postdiv1 = 3, .postdiv2 = 2},
1714 uint32_t refdiv, postdiv1, fbdiv, postdiv2; in ddr_get_rate() local
[all …]
H A Dsuspend.c700 uint32_t refdiv, postdiv2, postdiv1, fbdiv; in dmc_suspend() local
714 postdiv1 = POSTDIV1_DEC(dpll_data[1]); in dmc_suspend()
718 (refdiv * postdiv1 * postdiv2)) * MHz; in dmc_suspend()
/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/soc/
H A Dsoc.h127 uint32_t postdiv1; member
/rk3399_ARM-atf/drivers/st/clk/
H A Dclk-stm32mp2.c889 uint32_t postdiv1, postdiv2; in clk_stm32_pll_recalc_rate() local
891 postdiv1 = mmio_read_32(pllxcfgr6) & RCC_PLLxCFGR6_POSTDIV1_MASK; in clk_stm32_pll_recalc_rate()
897 if ((postdiv1 == 0U) || (postdiv2 == 0U)) { in clk_stm32_pll_recalc_rate()
900 dfout = clk_get_pll_fvco(priv, pll, prate) / (postdiv1 * postdiv2); in clk_stm32_pll_recalc_rate()
941 uint32_t postdiv1, postdiv2; in clk_stm32_pll1_recalc_rate() local
944 postdiv1 = (mmio_read_32(pll_freq2_reg) & A35_SS_PLL_FREQ2_POSTDIV1_MASK) >> in clk_stm32_pll1_recalc_rate()
949 if ((postdiv1 == 0U) || (postdiv2 == 0U)) { in clk_stm32_pll1_recalc_rate()
952 dfout = clk_get_pll1_fvco(prate) / (postdiv1 * postdiv2); in clk_stm32_pll1_recalc_rate()
1600 static void stm32mp2_a35_pll1_config(uint32_t fbdiv, uint32_t refdiv, uint32_t postdiv1, in stm32mp2_a35_pll1_config() argument
1616 (postdiv1 << A35_SS_PLL_FREQ2_POSTDIV1_SHIFT) & in stm32mp2_a35_pll1_config()