Home
last modified time | relevance | path

Searched refs:SYS_TIMER_CON (Results 1 – 12 of 12) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_internal.c585 mmio_write_32(SYS_TIMER_CON, in __spm_set_wakeup_event()
586 mmio_read_32(SYS_TIMER_CON) | SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
615 mmio_write_32(SYS_TIMER_CON, in __spm_set_wakeup_event()
616 mmio_read_32(SYS_TIMER_CON) & ~SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
H A Dmt_spm_reg.h197 #define SYS_TIMER_CON (SPM_BASE + 0x500) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_internal.c270 mmio_setbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
296 mmio_clrbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_internal.c327 mmio_setbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
354 mmio_clrbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
H A Dmt_spm_reg.h532 #define SYS_TIMER_CON (SPM_BASE + 0x98C) macro
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_internal.c361 mmio_setbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
392 mmio_clrbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
H A Dmt_spm_reg.h516 #define SYS_TIMER_CON (SPM_BASE + 0x98C) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_internal.c392 mmio_setbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
423 mmio_clrbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
H A Dmt_spm_reg.h461 #define SYS_TIMER_CON (SPM_BASE + 0x96C) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm_internal.c621 mmio_setbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
647 mmio_clrbits_32(SYS_TIMER_CON, SYS_TIMER_START_EN_LSB); in __spm_set_wakeup_event()
H A Dmt_spm_reg.h223 #define SYS_TIMER_CON (SPM_BASE + 0x0500) macro
/rk3399_ARM-atf/plat/mediatek/mt8188/include/
H A Dspm_reg.h462 #define SYS_TIMER_CON (SPM_BASE + 0x98C) macro