Home
last modified time | relevance | path

Searched refs:MT_SPM_EX_OP_SET_WDT (Results 1 – 25 of 32) sorted by relevance

12

/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/constraints/
H A Dmt_spm_rc_cpu_buck_ldo.c80 MT_SPM_EX_OP_SET_WDT, in spm_run_rc_cpu_buck_ldo()
100 mt_spm_suspend_resume(state_id, MT_SPM_EX_OP_SET_WDT, NULL); in spm_reset_rc_cpu_buck_ldo()
H A Dmt_spm_rc_dram.c158 (MT_SPM_EX_OP_SET_WDT | in spm_run_rc_dram()
192 (MT_SPM_EX_OP_SET_WDT | in spm_reset_rc_dram()
H A Dmt_spm_rc_syspll.c157 (MT_SPM_EX_OP_SET_WDT | in spm_run_rc_syspll()
191 MT_SPM_EX_OP_SET_WDT | in spm_reset_rc_syspll()
H A Dmt_spm_rc_bus26m.c207 (MT_SPM_EX_OP_SET_WDT | in spm_run_rc_bus26m()
230 ext_op |= (bus26m_ext_opand | MT_SPM_EX_OP_SET_WDT); in spm_reset_rc_bus26m()
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/constraints/
H A Dmt_spm_rc_cpu_buck_ldo.c78 MT_SPM_EX_OP_SET_WDT, in spm_run_rc_cpu_buck_ldo()
98 mt_spm_suspend_resume(state_id, MT_SPM_EX_OP_SET_WDT, NULL); in spm_reset_rc_cpu_buck_ldo()
H A Dmt_spm_rc_syspll.c149 (MT_SPM_EX_OP_SET_WDT | in spm_run_rc_syspll()
183 MT_SPM_EX_OP_SET_WDT | in spm_reset_rc_syspll()
H A Dmt_spm_rc_dram.c149 (MT_SPM_EX_OP_SET_WDT | in spm_run_rc_dram()
182 (MT_SPM_EX_OP_SET_WDT | in spm_reset_rc_dram()
H A Dmt_spm_rc_bus26m.c197 (MT_SPM_EX_OP_SET_WDT | in spm_run_rc_bus26m()
219 ext_op |= (bus26m_ext_opand | MT_SPM_EX_OP_SET_WDT); in spm_reset_rc_bus26m()
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/constraints/
H A Dmt_spm_rc_cpu_buck_ldo.c78 MT_SPM_EX_OP_SET_WDT, in spm_run_rc_cpu_buck_ldo()
99 mt_spm_suspend_resume(state_id, MT_SPM_EX_OP_SET_WDT, NULL); in spm_reset_rc_cpu_buck_ldo()
H A Dmt_spm_rc_dram.c148 (MT_SPM_EX_OP_SET_WDT | MT_SPM_EX_OP_HW_S1_DETECT), in spm_run_rc_dram()
179 (MT_SPM_EX_OP_SET_WDT | MT_SPM_EX_OP_HW_S1_DETECT), in spm_reset_rc_dram()
H A Dmt_spm_rc_syspll.c154 (MT_SPM_EX_OP_SET_WDT | in spm_run_rc_syspll()
188 MT_SPM_EX_OP_SET_WDT | in spm_reset_rc_syspll()
H A Dmt_spm_rc_bus26m.c210 MT_SPM_EX_OP_SET_WDT | in spm_run_rc_bus26m()
231 ext_op |= (bus26m_ext_opand | MT_SPM_EX_OP_SET_WDT); in spm_reset_rc_bus26m()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_conservation.c54 if ((ext_opand & MT_SPM_EX_OP_SET_WDT) != 0U) { in go_to_spm_before_wfi()
81 if ((ext_opand & MT_SPM_EX_OP_SET_WDT) != 0U) { in go_to_spm_after_wfi()
H A Dmt_spm.h33 #define MT_SPM_EX_OP_SET_WDT BIT(1) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_conservation.c37 if ((ext_opand & MT_SPM_EX_OP_SET_WDT) != 0U) { in go_to_spm_before_wfi()
77 if ((ext_opand & MT_SPM_EX_OP_SET_WDT) != 0U) { in go_to_spm_after_wfi()
H A Dmt_spm.h37 #define MT_SPM_EX_OP_SET_WDT (1U << 1) macro
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_conservation.c39 if ((ext_opand & MT_SPM_EX_OP_SET_WDT) != 0U) { in go_to_spm_before_wfi()
77 if ((ext_opand & MT_SPM_EX_OP_SET_WDT) != 0U) { in go_to_spm_after_wfi()
H A Dmt_spm.h37 #define MT_SPM_EX_OP_SET_WDT (1U << 1) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_conservation.c43 if ((ext_opand & MT_SPM_EX_OP_SET_WDT) != 0U) { in go_to_spm_before_wfi()
84 if ((ext_opand & MT_SPM_EX_OP_SET_WDT) != 0U) { in go_to_spm_after_wfi()
H A Dmt_spm.h36 #define MT_SPM_EX_OP_SET_WDT BIT(1) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/constraints/
H A Dmt_spm_rc_cpu_buck_ldo.c117 MT_SPM_EX_OP_SET_WDT), in spm_run_rc_cpu_buck_ldo()
141 mt_spm_suspend_resume(state_id, MT_SPM_EX_OP_SET_WDT, NULL); in spm_reset_rc_cpu_buck_ldo()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm.h31 #define MT_SPM_EX_OP_SET_WDT BIT(1) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm.h31 #define MT_SPM_EX_OP_SET_WDT BIT(1) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/constraints/
H A Dmt_spm_rc_bus26m.c156 MT_SPM_EX_OP_SET_WDT); in spm_run_rc_bus26m()
197 ext_op |= MT_SPM_EX_OP_SET_WDT; in spm_reset_rc_bus26m()
H A Dmt_spm_rc_syspll.c154 MT_SPM_EX_OP_SET_WDT); in spm_run_rc_syspll()
196 ext_op |= (MT_SPM_EX_OP_SET_WDT); in spm_reset_rc_syspll()

12