Home
last modified time | relevance | path

Searched refs:DDRPHYC_BASE (Results 1 – 15 of 15) sorted by relevance

/rk3399_ARM-atf/drivers/st/ddr/phy/phyinit/src/
H A Dddrphy_phyinit_i_loadpieimage.c36 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | C0 | in dfiwrrddatacsconfig_program()
88 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (C0 | TMASTER | CSR_SEQ0BDLY0_ADDR))), in seq0bdly_program()
91 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (C0 | TMASTER | CSR_SEQ0BDLY1_ADDR))), in seq0bdly_program()
94 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (C0 | TMASTER | CSR_SEQ0BDLY2_ADDR))), in seq0bdly_program()
97 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (C0 | TMASTER | CSR_SEQ0BDLY3_ADDR))), in seq0bdly_program()
111 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TINITENG | CSR_SEQ0BDISABLEFLAG0_ADDR))), in seq0bdisableflag_program()
113 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TINITENG | CSR_SEQ0BDISABLEFLAG1_ADDR))), in seq0bdisableflag_program()
115 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TINITENG | CSR_SEQ0BDISABLEFLAG2_ADDR))), in seq0bdisableflag_program()
117 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TINITENG | CSR_SEQ0BDISABLEFLAG3_ADDR))), in seq0bdisableflag_program()
119 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TINITENG | CSR_SEQ0BDISABLEFLAG4_ADDR))), in seq0bdisableflag_program()
[all …]
H A Dddrphy_phyinit_writeoutmem.c37 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), in ddrphy_phyinit_writeoutmem()
43 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * ((index * 2) + mem_offset))), in ddrphy_phyinit_writeoutmem()
45 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * ((index * 2) + 1 + mem_offset))), in ddrphy_phyinit_writeoutmem()
53 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), in ddrphy_phyinit_writeoutmem()
66 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), in ddrphy_phyinit_writeoutmsgblk()
70 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (index + mem_offset))), mem[index]); in ddrphy_phyinit_writeoutmsgblk()
77 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), in ddrphy_phyinit_writeoutmsgblk()
H A Dddrphy_phyinit_restore_sequence.c44 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), in ddrphy_phyinit_restore_sequence()
51 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TDRTUB | CSR_UCCLKHCLKENABLES_ADDR))), in ddrphy_phyinit_restore_sequence()
58 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_CALZAP_ADDR))), 0x1U); in ddrphy_phyinit_restore_sequence()
70 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TDRTUB | CSR_UCCLKHCLKENABLES_ADDR))), in ddrphy_phyinit_restore_sequence()
74 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), in ddrphy_phyinit_restore_sequence()
H A Dddrphy_phyinit_g_execfw.c42 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), in ddrphy_phyinit_g_execfw()
44 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICRORESET_ADDR))), in ddrphy_phyinit_g_execfw()
46 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICRORESET_ADDR))), in ddrphy_phyinit_g_execfw()
50 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICRORESET_ADDR))), 0x0U); in ddrphy_phyinit_g_execfw()
62 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICRORESET_ADDR))), in ddrphy_phyinit_g_execfw()
H A Dddrphy_phyinit_c_initphyconfig.c56 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TDBYTE | c_addr | b_addr | in txslewrate_program()
115 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TANIB | c_addr | in atxslewrate_program()
132 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | in dfidatacsdestmap_program()
135 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | in dfidatacsdestmap_program()
167 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_PLLCTRL2_ADDR))), pllctrl2); in pllctrl2_program()
202 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_ARDPTRINITVAL_ADDR))), in ardptrinitval_program()
215 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TINITENG | C0 | CSR_SEQ0BGPR4_ADDR))), 0U); in procodtctl_program()
296 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_DQSPREAMBLECONTROL_ADDR))), in dbytedllmodecntrl_program()
300 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_DBYTEDLLMODECNTRL_ADDR))), in dbytedllmodecntrl_program()
307 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_DLLLOCKPARAM_ADDR))), in dbytedllmodecntrl_program()
[all …]
H A Dddrphy_phyinit_progcsrskiptrain.c76 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TDBYTE | c_addr | in dfimrl_program()
81 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_HWTMRL_ADDR))), dfimrl); in dfimrl_program()
159 (DDRPHYC_BASE + (4U * (TDBYTE | c_addr | u_addr |
168 (DDRPHYC_BASE + (4U * (TDBYTE | c_addr | u_addr |
238 (DDRPHYC_BASE + (4U * (TDBYTE | c_addr | r_addr |
247 (DDRPHYC_BASE + (4U * (TDBYTE | c_addr | r_addr |
339 (DDRPHYC_BASE + (4U * (TDBYTE | c_addr | u_addr |
348 (DDRPHYC_BASE + (4U * (TDBYTE | c_addr | u_addr |
491 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (P0 | C0 | TINITENG | R2 |
496 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (P0 | C0 | TINITENG | R2 |
[all …]
H A Dddrphy_phyinit_reginterface.c137 data = mmio_read_16((uintptr_t)(DDRPHYC_BASE + in ddrphy_phyinit_reginterface()
154 (DDRPHYC_BASE + (4U * retreglist[regindx].address)), in ddrphy_phyinit_reginterface()
H A Dddrphy_phyinit_d_loadimem.c39 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_MEMRESETL_ADDR))), memresetl); in ddrphy_phyinit_d_loadimem()
H A Dddrphy_phyinit_loadpieprodcode.c186 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * prodcode_addr[i])), in ddrphy_phyinit_loadpieprodcode()
/rk3399_ARM-atf/drivers/st/ddr/phy/phyinit/usercustom/
H A Dddrphy_phyinit_usercustom_g_waitfwdone.c35 read_data = mmio_read_16((uintptr_t)(DDRPHYC_BASE + in wait_uctwriteprotshadow()
51 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_DCTWRITEPROT_ADDR))), 0U); in ack_message_receipt()
61 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_DCTWRITEPROT_ADDR))), 1U); in ack_message_receipt()
78 message_number = mmio_read_16((uintptr_t)(DDRPHYC_BASE + in get_major_message()
103 stream_word_lower_part = mmio_read_16((uintptr_t)(DDRPHYC_BASE + in get_streaming_message()
107 stream_word_upper_part = mmio_read_16((uintptr_t)(DDRPHYC_BASE + in get_streaming_message()
H A Dddrphy_phyinit_usercustom_custompretrain.c53 base = (uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_HWTSWIZZLEHWTADDRESS0_ADDR))); in ddrphy_phyinit_usercustom_custompretrain()
67 base = (uintptr_t)(DDRPHYC_BASE + (4U * in ddrphy_phyinit_usercustom_custompretrain()
76 base = (uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_MAPCAA0TODFI_ADDR))); in ddrphy_phyinit_usercustom_custompretrain()
83 base = (uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_MAPCAB0TODFI_ADDR))); in ddrphy_phyinit_usercustom_custompretrain()
H A Dddrphy_phyinit_usercustom_saveretregs.c366 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), in ddrphy_phyinit_usercustom_saveretregs()
368 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TDRTUB | CSR_UCCLKHCLKENABLES_ADDR))), in ddrphy_phyinit_usercustom_saveretregs()
392 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TDRTUB | CSR_UCCLKHCLKENABLES_ADDR))), in ddrphy_phyinit_usercustom_saveretregs()
395 mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), in ddrphy_phyinit_usercustom_saveretregs()
/rk3399_ARM-atf/plat/st/stm32mp2/
H A Dstm32mp2_def.h431 #define DDRPHYC_BASE U(0x48C00000) macro
/rk3399_ARM-atf/plat/st/common/
H A Dstm32mp_common.c104 return DDRPHYC_BASE; in stm32mp_ddrphyc_base()
/rk3399_ARM-atf/plat/st/stm32mp1/
H A Dstm32mp1_def.h550 #define DDRPHYC_BASE U(0x5A004000) macro