Home
last modified time | relevance | path

Searched refs:RCC_PLL4CFGR1 (Results 1 – 7 of 7) sorted by relevance

/optee_os/core/include/drivers/
H A Dstm32mp1_rcc.h125 #define RCC_PLL4CFGR1 0x898 macro
H A Dstm32mp21_rcc.h613 #define RCC_PLL4CFGR1 U(0x1360) macro
H A Dstm32mp13_rcc.h54 #define RCC_PLL4CFGR1 U(0x524) macro
H A Dstm32mp25_rcc.h674 #define RCC_PLL4CFGR1 U(0x1360) macro
/optee_os/core/drivers/clk/
H A Dclk-stm32mp21.c399 GATE_CFG(GATE_PLL4, RCC_PLL4CFGR1, 8, 0),
400 GATE_CFG(GATE_PLL4_RDY, RCC_PLL4CFGR1, 24, 0),
409 GATE_CFG(GATE_PLL4_CKREFST, RCC_PLL4CFGR1, 28, 0),
998 CLK_PLL_CFG(PLL4_ID, GATE_PLL4, MUX_MUXSEL0, RCC_PLL4CFGR1),
2660 static STM32_PLLS(ck_pll4, 0, RCC_PLL4CFGR1, GATE_PLL4, MUX_MUXSEL0);
H A Dclk-stm32mp25.c393 GATE_CFG(GATE_PLL4, RCC_PLL4CFGR1, 8, 0),
394 GATE_CFG(GATE_PLL4_RDY, RCC_PLL4CFGR1, 24, 0),
403 GATE_CFG(GATE_PLL4_CKREFST, RCC_PLL4CFGR1, 28, 0),
1017 CLK_PLL_CFG(PLL4_ID, GATE_PLL4, MUX_MUXSEL0, RCC_PLL4CFGR1),
2652 static STM32_PLLS(ck_pll4, 0, RCC_PLL4CFGR1, GATE_PLL4, MUX_MUXSEL0);
H A Dclk-stm32mp15.c509 RCC_RCK4SELR, RCC_PLL4CFGR1, RCC_PLL4CFGR2,