Home
last modified time | relevance | path

Searched refs:pllcr1 (Results 1 – 6 of 6) sorted by relevance

/OK3568_Linux_fs/u-boot/board/freescale/b4860qds/
H A Db4860qds.c633 u32 fcap, dcbias, bcap, pllcr1, pllcr0; in check_pll_locks() local
658 clrbits_be32(&srds_regs->bank[pll_num].pllcr1, in check_pll_locks()
660 setbits_be32(&srds_regs->bank[pll_num].pllcr1, in check_pll_locks()
683 setbits_be32(&srds_regs->bank[pll_num].pllcr1, in check_pll_locks()
685 clrbits_be32(&srds_regs->bank[pll_num].pllcr1, in check_pll_locks()
687 setbits_be32(&srds_regs->bank[pll_num].pllcr1, in check_pll_locks()
691 clrbits_be32(&srds_regs->bank[pll_num].pllcr1, in check_pll_locks()
693 pllcr1 = (in_be32 in check_pll_locks()
694 (&srds_regs->bank[pll_num].pllcr1)| in check_pll_locks()
696 out_be32(&srds_regs->bank[pll_num].pllcr1, in check_pll_locks()
[all …]
/OK3568_Linux_fs/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dfsl_corenet2_serdes.c267 pll_cr1 = in_be32(&srds_regs->bank[pll_num].pllcr1); in serdes_init()
270 out_be32(&srds_regs->bank[pll_num].pllcr1, in serdes_init()
284 pll_cr1 = in_be32(&srds_regs->bank[pll_num].pllcr1); in serdes_init()
286 out_be32(&srds_regs->bank[pll_num].pllcr1, in serdes_init()
H A Dfsl_corenet_serdes.c372 setbits_be32(&regs->bank[FSL_SRDS_BANK_3].pllcr1, in p4080_erratum_serdes8()
430 clrbits_be32(&regs->bank[FSL_SRDS_BANK_1].pllcr1, in p4080_erratum_serdes_a005()
438 clrbits_be32(&regs->bank[FSL_SRDS_BANK_1].pllcr1, in p4080_erratum_serdes_a005()
440 setbits_be32(&regs->bank[FSL_SRDS_BANK_3].pllcr1, in p4080_erratum_serdes_a005()
453 clrbits_be32(&regs->bank[bank].pllcr1, in p4080_erratum_serdes_a005()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-ls102xa/
H A Dimmap_ls102xa.h330 u32 pllcr1; /* PLL Control Register 1 */ member
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
H A Dimmap_lsch2.h472 u32 pllcr1; /* PLL Control Register 1 */ member
/OK3568_Linux_fs/u-boot/arch/powerpc/include/asm/
H A Dimmap_85xx.h2565 u32 pllcr1; /* PLL Control Register 1 */ member
2638 u32 pllcr1; /* PLL Control Register 1 */ member