Home
last modified time | relevance | path

Searched defs:div (Results 26 – 50 of 813) sorted by relevance

12345678910>>...33

/OK3568_Linux_fs/u-boot/arch/arm/cpu/arm926ejs/mxs/
H A Dclock.c42 uint32_t clkctrl, clkseq, div; in mxs_get_pclk() local
74 uint32_t div; in mxs_get_hclk() local
92 uint32_t clkctrl, clkseq, div; in mxs_get_emiclk() local
123 uint32_t clkctrl, clkseq, div; in mxs_get_gpmiclk() local
149 uint32_t div; in mxs_set_ioclk() local
/OK3568_Linux_fs/kernel/drivers/clk/tegra/
H A Dclk-divider.c24 int div; in get_div() local
40 int div, mul; in clk_frac_div_recalc_rate() local
65 int div, mul; in clk_frac_div_round_rate() local
84 int div; in clk_frac_div_set_rate() local
/OK3568_Linux_fs/kernel/drivers/clk/actions/
H A Dowl-divider.c29 struct owl_divider *div = hw_to_owl_divider(hw); in owl_divider_round_rate() local
55 struct owl_divider *div = hw_to_owl_divider(hw); in owl_divider_recalc_rate() local
84 struct owl_divider *div = hw_to_owl_divider(hw); in owl_divider_set_rate() local
/OK3568_Linux_fs/kernel/drivers/clk/sprd/
H A Ddiv.c13 const struct sprd_div_internal *div, in sprd_div_helper_round_rate()
32 const struct sprd_div_internal *div, in sprd_div_helper_recalc_rate()
56 const struct sprd_div_internal *div, in sprd_div_helper_set_rate()
/OK3568_Linux_fs/u-boot/arch/arm/mach-at91/armv7/
H A Dclock.c42 unsigned mul, div; in at91_pll_rate() local
153 int at91_enable_periph_generated_clk(u32 id, u32 clk_source, u32 div) in at91_enable_periph_generated_clk()
219 u32 regval, clk_source, div; in at91_get_periph_generated_clk() local
/OK3568_Linux_fs/u-boot/arch/arm/mach-exynos/
H A Dclock.c117 unsigned int div; in exynos_get_pll_clk() local
369 unsigned int src = 0, div = 0, sub_div = 0; in exynos5_get_periph_rate() local
468 unsigned int src = 0, div = 0, sub_div = 0; in exynos542x_get_periph_rate() local
574 unsigned long div; in exynos4_get_arm_clk() local
596 unsigned long div; in exynos4x12_get_arm_clk() local
618 unsigned long div; in exynos5_get_arm_clk() local
834 static void exynos4_set_mmc_clk(int dev_index, unsigned int div) in exynos4_set_mmc_clk()
869 static void exynos5_set_mmc_clk(int dev_index, unsigned int div) in exynos5_set_mmc_clk()
893 static void exynos5420_set_mmc_clk(int dev_index, unsigned int div) in exynos5420_set_mmc_clk()
1347 unsigned int div; in exynos5_set_i2s_clk_prescaler() local
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/
H A Dclk-fixed-factor.c70 unsigned long flags, unsigned int mult, unsigned int div) in __clk_hw_register_fixed_factor()
111 unsigned int mult, unsigned int div) in clk_hw_register_fixed_factor()
120 unsigned int mult, unsigned int div) in clk_register_fixed_factor()
167 u32 div, mult; in _of_fixed_factor_clk_setup() local
H A Dclk-highbank.c197 u32 div = (readl(hbclk->reg) & HB_A9_PCLK_DIV) ? 8 : 4; in clk_cpu_periphclk_recalc_rate() local
209 u32 div = (readl(hbclk->reg) & HB_A9_BCLK_DIV_MASK) >> HB_A9_BCLK_DIV_SHIFT; in clk_cpu_a9bclk_recalc_rate() local
222 u32 div; in clk_periclk_recalc_rate() local
234 u32 div; in clk_periclk_round_rate() local
247 u32 div; in clk_periclk_set_rate() local
H A Dclk-cdce706.c29 #define CDCE706_DIVIDER(div) (13 + (div)) argument
50 #define CDCE706_DIVIDER_PLL(div) (9 + (div) - ((div) > 2) - ((div) > 4)) argument
51 #define CDCE706_DIVIDER_PLL_SHIFT(div) ((div) < 2 ? 5 : 3 * ((div) & 1)) argument
52 #define CDCE706_DIVIDER_PLL_MASK(div) (0x7 << CDCE706_DIVIDER_PLL_SHIFT(div)) argument
72 unsigned div; member
189 unsigned long mul, div; in cdce706_pll_round_rate() local
215 unsigned long mul = hwd->mul, div = hwd->div; in cdce706_pll_set_rate() local
295 unsigned long mul, div; in cdce706_divider_round_rate() local
/OK3568_Linux_fs/kernel/drivers/clk/bcm/
H A Dclk-iproc-asiu.c32 struct iproc_asiu_div div; member
114 unsigned int div; in iproc_asiu_clk_round_rate() local
134 unsigned int div, div_h, div_l; in iproc_asiu_clk_set_rate() local
186 const struct iproc_asiu_div *div, in iproc_asiu_setup()
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3288.c210 #define DIV_TO_RATE(input_rate, div) ((input_rate) / ((div) + 1)) argument
236 const struct pll_div *div) in rkclk_set_pll()
355 static int pll_para_config(ulong freq_hz, struct pll_div *div, uint *ext_div) in pll_para_config()
450 u8 div; in rockchip_mac_set_clk() local
718 uint div, mux; in rockchip_mmc_get_clk() local
802 uint div, mux; in rockchip_spi_get_clk() local
865 uint div, mux; in rockchip_aclk_peri_get_clk() local
883 uint div, mux; in rockchip_aclk_cpu_get_clk() local
904 uint div; in rockchip_pclk_peri_get_clk() local
918 uint div; in rockchip_pclk_cpu_get_clk() local
[all …]
H A Dclk_rk3399.c46 #define DIV_TO_RATE(input_rate, div) ((input_rate) / ((div) + 1)) argument
366 static void rkclk_set_pll(u32 *pll_con, const struct pll_div *div) in rkclk_set_pll()
445 static int pll_para_config(u32 freq_hz, struct pll_div *div) in pll_para_config()
586 u32 div, con; in rk3399_i2c_get_clk() local
701 u32 div, val; in rk3399_spi_get_clk() local
754 u32 div = 1; in rk3399_vop_set_clk() local
801 u32 div, con; in rk3399_mmc_get_clk() local
960 u32 div, val; in rk3399_saradc_get_clk() local
985 u32 div, val; in rk3399_tsadc_get_clk() local
1012 u32 div, con, parent; in rk3399_crypto_get_clk() local
[all …]
H A Dclk_rk3568.c30 #define DIV_TO_RATE(input_rate, div) ((input_rate) / ((div) + 1)) argument
248 u32 div, con; in rk3568_i2c_get_pmuclk() local
287 u32 div, sel, con, parent; in rk3568_pwm_get_pmuclk() local
339 u32 div, con, sel, parent; in rk3568_pmu_get_pmuclk() local
620 int div, mask, shift, con; in rk3568_cpll_div_get_rate() local
675 int div, mask, shift, con; in rk3568_cpll_div_set_rate() local
1224 u32 div, sel, con, prate; in rk3568_adc_get_clk() local
1736 u32 div, sel, con, parent; in rk3568_aclk_vop_get_clk() local
1777 u32 conid, div, sel, con, parent; in rk3568_dclk_vop_get_clk() local
1818 u32 i, conid, con, sel, div, best_div = 0, best_sel = 0; in rk3568_dclk_vop_set_clk() local
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/cpu/arm926ejs/mx25/
H A Dgeneric.c74 ulong div; in imx_get_armclk() local
90 ulong div; in imx_get_ahbclk() local
108 ulong div; in imx_get_perclk() local
120 ulong div = (fref + freq - 1) / freq; in imx_set_perclk() local
/OK3568_Linux_fs/kernel/drivers/clk/mvebu/
H A Dorion.c60 int *mult, int *div) in mv88f5181_get_clk_ratio()
128 int *mult, int *div) in mv88f5182_get_clk_ratio()
185 int *mult, int *div) in mv88f5281_get_clk_ratio()
251 int *mult, int *div) in mv88f6183_get_clk_ratio()
/OK3568_Linux_fs/kernel/drivers/clk/sunxi/
H A Dclk-sun9i-cpus.c36 #define SUN9I_CPUS_DIV_SET(reg, div) ((reg & ~SUN9I_CPUS_DIV_MASK) | \ argument
42 #define SUN9I_CPUS_PLL4_DIV_SET(reg, div) ((reg & ~SUN9I_CPUS_PLL4_DIV_MASK) | \ argument
75 u8 div, pre_div = 1; in sun9i_a80_cpus_clk_round() local
157 u8 div, pre_div, parent; in sun9i_a80_cpus_clk_set_rate() local
/OK3568_Linux_fs/u-boot/arch/arm/mach-imx/mx7/
H A Dclock_slice.c521 int clock_set_postdiv(enum clk_root_index clock_id, enum root_post_div div) in clock_set_postdiv()
549 int clock_get_postdiv(enum clk_root_index clock_id, enum root_post_div *div) in clock_get_postdiv()
573 int clock_set_autopostdiv(enum clk_root_index clock_id, enum root_auto_div div, in clock_set_autopostdiv()
611 int clock_get_autopostdiv(enum clk_root_index clock_id, enum root_auto_div *div, in clock_get_autopostdiv()
/OK3568_Linux_fs/kernel/drivers/clk/mxs/
H A Dclk-frac.c37 u32 div; in clk_frac_recalc_rate() local
52 u32 div; in clk_frac_round_rate() local
78 u32 div, val; in clk_frac_set_rate() local
/OK3568_Linux_fs/kernel/drivers/pwm/
H A Dpwm-rcar.c76 u64 div, tmp; in rcar_pwm_get_clock_division() local
90 unsigned int div) in rcar_pwm_set_clock_control()
106 static int rcar_pwm_set_counter(struct rcar_pwm_chip *rp, int div, int duty_ns, in rcar_pwm_set_counter()
167 int div, ret; in rcar_pwm_apply() local
/OK3568_Linux_fs/kernel/drivers/gpu/drm/pl111/
H A Dpl111_display.c449 int best_div = 1, div; in pl111_clk_div_choose_div() local
479 int div = pl111_clk_div_choose_div(hw, rate, prate, true); in pl111_clk_div_round_rate() local
490 int div; in pl111_clk_div_recalc_rate() local
508 int div = pl111_clk_div_choose_div(hw, rate, &prate, false); in pl111_clk_div_set_rate() local
540 struct clk_hw *div = &priv->clk_div; in pl111_init_clock_divider() local
/OK3568_Linux_fs/kernel/drivers/gpu/drm/nouveau/
H A Dnouveau_backlight.c123 u32 div = 1025; in nv50_get_intensity() local
138 u32 div = 1025; in nv50_set_intensity() local
159 u32 div, val; in nva3_get_intensity() local
177 u32 div, val; in nva3_set_intensity() local
/OK3568_Linux_fs/kernel/drivers/clk/renesas/
H A Dclk-div6.c39 unsigned int div; member
96 unsigned int div; in cpg_div6_clock_calc_div() local
108 unsigned int div = cpg_div6_clock_calc_div(rate, *parent_rate); in cpg_div6_clock_round_rate() local
117 unsigned int div = cpg_div6_clock_calc_div(rate, parent_rate); in cpg_div6_clock_set_rate() local
/OK3568_Linux_fs/u-boot/arch/arm/mach-davinci/
H A Dcpu.c118 u32 div; in pll_div() local
149 static unsigned pll_sysclk_mhz(unsigned pll_addr, unsigned div) in pll_sysclk_mhz()
179 unsigned int davinci_clk_get(unsigned int div) in davinci_clk_get()
/OK3568_Linux_fs/kernel/drivers/media/pci/ttpci/
H A Dbudget.c199 u32 div = (c->frequency + 479500) / 125; in alps_bsrv2_tuner_set_params() local
238 u32 div; in alps_tdbe2_tuner_set_params() local
267 u32 div; in grundig_29504_401_tuner_set_params() local
324 u32 div; in grundig_29504_451_tuner_set_params() local
348 u32 div; in s5h1420_tuner_set_params() local
/OK3568_Linux_fs/kernel/drivers/video/fbdev/omap/
H A Dsossi.c112 static u32 ps_to_sossi_ticks(u32 ps, int div) in ps_to_sossi_ticks()
122 int div = t->clk_div; in calc_rd_timings() local
173 int div = t->clk_div; in calc_wr_timings() local
208 static void _set_timing(int div, int tw0, int tw1) in _set_timing()
315 int div = t->clk_div; in sossi_convert_timings() local
383 int hs_pol_inv, int vs_pol_inv, int div) in sossi_setup_tearsync()

12345678910>>...33