Home
last modified time | relevance | path

Searched refs:VDR2_D_ACCESS_RANGE0_CFG_WRITE_ADDR0_END (Results 1 – 6 of 6) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/vpu_v3/
H A DregVPU_EX.h492 …#define VDR2_D_ACCESS_RANGE0_CFG_WRITE_ADDR0_END BITS(11:8, 2) // configure 1st secur… macro
H A DhalVPU_EX.c1193 …_VPU_WriteWordMask(REG_VDR2_D_ACCESS_RANGE0_CFG, VDR2_D_ACCESS_RANGE0_CFG_WRITE_ADDR0_END, VDR2_D_… in _VPU_EX_InitAddressLimiter()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/vpu_v3/
H A DregVPU_EX.h492 …#define VDR2_D_ACCESS_RANGE0_CFG_WRITE_ADDR0_END BITS(11:8, 2) // configure 1st secur… macro
H A DhalVPU_EX.c1189 …_VPU_WriteWordMask(REG_VDR2_D_ACCESS_RANGE0_CFG, VDR2_D_ACCESS_RANGE0_CFG_WRITE_ADDR0_END, VDR2_D_… in _VPU_EX_InitAddressLimiter()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6lite/vpu_v3/
H A DregVPU_EX.h492 …#define VDR2_D_ACCESS_RANGE0_CFG_WRITE_ADDR0_END BITS(11:8, 2) // configure 1st secur… macro
H A DhalVPU_EX.c1192 …_VPU_WriteWordMask(REG_VDR2_D_ACCESS_RANGE0_CFG, VDR2_D_ACCESS_RANGE0_CFG_WRITE_ADDR0_END, VDR2_D_… in _VPU_EX_InitAddressLimiter()