Home
last modified time | relevance | path

Searched refs:REG_VDR2_I_ACCESS_RANGE0_CFG (Results 1 – 6 of 6) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/vpu_v3/
H A DhalVPU_EX.c1159 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_LOCK_RD_LAT_CLR, VDR2_I_… in _VPU_EX_InitAddressLimiter()
1163 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_ALWAYS_PASS_W_ADDR, VDR2… in _VPU_EX_InitAddressLimiter()
1188 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_WRITE_ADDR0_START, VDR2_… in _VPU_EX_InitAddressLimiter()
1197 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_WRITE_ADDR0_END, VDR2_I_… in _VPU_EX_InitAddressLimiter()
1206 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_WRITE_REPLACE_ADDR, VDR2… in _VPU_EX_InitAddressLimiter()
1211 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_REF_ADDR0_RANGE_PASS_W_A… in _VPU_EX_InitAddressLimiter()
1216 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_ADDR0_LIMIT_EN, VDR2_I_A… in _VPU_EX_InitAddressLimiter()
H A DregVPU_EX.h534 #define REG_VDR2_I_ACCESS_RANGE0_CFG (BLK_CODEC_REG_BASE+(0x0028<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6lite/vpu_v3/
H A DhalVPU_EX.c1158 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_LOCK_RD_LAT_CLR, VDR2_I_… in _VPU_EX_InitAddressLimiter()
1162 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_ALWAYS_PASS_W_ADDR, VDR2… in _VPU_EX_InitAddressLimiter()
1187 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_WRITE_ADDR0_START, VDR2_… in _VPU_EX_InitAddressLimiter()
1196 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_WRITE_ADDR0_END, VDR2_I_… in _VPU_EX_InitAddressLimiter()
1205 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_WRITE_REPLACE_ADDR, VDR2… in _VPU_EX_InitAddressLimiter()
1210 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_REF_ADDR0_RANGE_PASS_W_A… in _VPU_EX_InitAddressLimiter()
1215 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_ADDR0_LIMIT_EN, VDR2_I_A… in _VPU_EX_InitAddressLimiter()
H A DregVPU_EX.h534 #define REG_VDR2_I_ACCESS_RANGE0_CFG (BLK_CODEC_REG_BASE+(0x0028<<1)) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/vpu_v3/
H A DhalVPU_EX.c1155 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_LOCK_RD_LAT_CLR, VDR2_I_… in _VPU_EX_InitAddressLimiter()
1159 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_ALWAYS_PASS_W_ADDR, VDR2… in _VPU_EX_InitAddressLimiter()
1184 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_WRITE_ADDR0_START, VDR2_… in _VPU_EX_InitAddressLimiter()
1193 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_WRITE_ADDR0_END, VDR2_I_… in _VPU_EX_InitAddressLimiter()
1202 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_WRITE_REPLACE_ADDR, VDR2… in _VPU_EX_InitAddressLimiter()
1207 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_REF_ADDR0_RANGE_PASS_W_A… in _VPU_EX_InitAddressLimiter()
1212 …_VPU_WriteWordMask(REG_VDR2_I_ACCESS_RANGE0_CFG, VDR2_I_ACCESS_RANGE0_CFG_ADDR0_LIMIT_EN, VDR2_I_A… in _VPU_EX_InitAddressLimiter()
H A DregVPU_EX.h534 #define REG_VDR2_I_ACCESS_RANGE0_CFG (BLK_CODEC_REG_BASE+(0x0028<<1)) macro