Home
last modified time | relevance | path

Searched refs:REG_PWM_OEN (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/pwm/hal/M7621/pwm/
H A DhalPWM.c326 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(0:0,letch), BMASK(0:0)); in HAL_PWM_Oen()
329 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(1:1,letch), BMASK(1:1)); in HAL_PWM_Oen()
332 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(2:2,letch), BMASK(2:2)); in HAL_PWM_Oen()
335 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(3:3,letch), BMASK(3:3)); in HAL_PWM_Oen()
338 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(4:4,letch), BMASK(4:4)); in HAL_PWM_Oen()
369 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
372 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
375 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
378 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
381 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
H A DregPWM.h106 #define REG_PWM_OEN (0x03) //bit 0~4 macro
/utopia/UTPA2-700.0.x/modules/pwm/hal/maserati/pwm/
H A DhalPWM.c326 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(0:0,letch), BMASK(0:0)); in HAL_PWM_Oen()
329 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(1:1,letch), BMASK(1:1)); in HAL_PWM_Oen()
332 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(2:2,letch), BMASK(2:2)); in HAL_PWM_Oen()
335 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(3:3,letch), BMASK(3:3)); in HAL_PWM_Oen()
338 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(4:4,letch), BMASK(4:4)); in HAL_PWM_Oen()
369 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
372 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
375 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
378 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
381 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
/utopia/UTPA2-700.0.x/modules/pwm/hal/M7821/pwm/
H A DhalPWM.c326 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(0:0,letch), BMASK(0:0)); in HAL_PWM_Oen()
329 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(1:1,letch), BMASK(1:1)); in HAL_PWM_Oen()
332 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(2:2,letch), BMASK(2:2)); in HAL_PWM_Oen()
335 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(3:3,letch), BMASK(3:3)); in HAL_PWM_Oen()
338 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(4:4,letch), BMASK(4:4)); in HAL_PWM_Oen()
369 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
372 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
375 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
378 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
381 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
H A DregPWM.h106 #define REG_PWM_OEN (0x03) //bit 0~4 macro
/utopia/UTPA2-700.0.x/modules/pwm/hal/messi/pwm/
H A DhalPWM.c329 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(0:0,letch), BMASK(0:0)); in HAL_PWM_Oen()
333 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(1:1,letch), BMASK(1:1)); in HAL_PWM_Oen()
337 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(2:2,letch), BMASK(2:2)); in HAL_PWM_Oen()
341 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(3:3,letch), BMASK(3:3)); in HAL_PWM_Oen()
345 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(4:4,letch), BMASK(4:4)); in HAL_PWM_Oen()
377 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
380 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
383 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
386 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
389 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
H A DregPWM.h106 #define REG_PWM_OEN (0x03) //bit 0~4 macro
/utopia/UTPA2-700.0.x/modules/pwm/hal/mooney/pwm/
H A DhalPWM.c326 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(0:0,letch), BMASK(0:0)); in HAL_PWM_Oen()
329 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(1:1,letch), BMASK(1:1)); in HAL_PWM_Oen()
332 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(2:2,letch), BMASK(2:2)); in HAL_PWM_Oen()
335 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(3:3,letch), BMASK(3:3)); in HAL_PWM_Oen()
338 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(4:4,letch), BMASK(4:4)); in HAL_PWM_Oen()
369 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
372 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
375 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
378 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
381 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
H A DregPWM.h106 #define REG_PWM_OEN (0x03) //bit 0~4 macro
/utopia/UTPA2-700.0.x/modules/pwm/hal/mainz/pwm/
H A DhalPWM.c329 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(0:0,letch), BMASK(0:0)); in HAL_PWM_Oen()
332 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(1:1,letch), BMASK(1:1)); in HAL_PWM_Oen()
335 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(2:2,letch), BMASK(2:2)); in HAL_PWM_Oen()
338 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(3:3,letch), BMASK(3:3)); in HAL_PWM_Oen()
341 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(4:4,letch), BMASK(4:4)); in HAL_PWM_Oen()
372 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
375 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
378 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
381 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
384 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
H A DregPWM.h106 #define REG_PWM_OEN (0x03) //bit 0~4 macro
/utopia/UTPA2-700.0.x/modules/pwm/hal/maxim/pwm/
H A DhalPWM.c326 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(0:0,letch), BMASK(0:0)); in HAL_PWM_Oen()
329 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(1:1,letch), BMASK(1:1)); in HAL_PWM_Oen()
332 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(2:2,letch), BMASK(2:2)); in HAL_PWM_Oen()
335 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(3:3,letch), BMASK(3:3)); in HAL_PWM_Oen()
338 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(4:4,letch), BMASK(4:4)); in HAL_PWM_Oen()
369 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
372 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
375 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
378 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
381 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
H A DregPWM.h106 #define REG_PWM_OEN (0x03) //bit 0~4 macro
/utopia/UTPA2-700.0.x/modules/pwm/hal/manhattan/pwm/
H A DhalPWM.c326 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(0:0,letch), BMASK(0:0)); in HAL_PWM_Oen()
329 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(1:1,letch), BMASK(1:1)); in HAL_PWM_Oen()
332 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(2:2,letch), BMASK(2:2)); in HAL_PWM_Oen()
335 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(3:3,letch), BMASK(3:3)); in HAL_PWM_Oen()
338 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(4:4,letch), BMASK(4:4)); in HAL_PWM_Oen()
369 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
372 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
375 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
378 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
381 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
H A DregPWM.h106 #define REG_PWM_OEN (0x03) //bit 0~4 macro
/utopia/UTPA2-700.0.x/modules/pwm/hal/kano/pwm/
H A DhalPWM.c399 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT0, letch)) in HAL_PWM_Oen()
404 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT1, letch)) in HAL_PWM_Oen()
409 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT2, letch)) in HAL_PWM_Oen()
414 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT3, letch)) in HAL_PWM_Oen()
462 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
464 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
467 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
470 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
473 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
/utopia/UTPA2-700.0.x/modules/pwm/hal/k6/pwm/
H A DhalPWM.c399 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT0, letch)) in HAL_PWM_Oen()
404 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT1, letch)) in HAL_PWM_Oen()
409 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT2, letch)) in HAL_PWM_Oen()
414 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT3, letch)) in HAL_PWM_Oen()
462 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
464 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
467 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
470 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
473 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
/utopia/UTPA2-700.0.x/modules/pwm/hal/k6lite/pwm/
H A DhalPWM.c399 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT0, letch)) in HAL_PWM_Oen()
404 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT1, letch)) in HAL_PWM_Oen()
409 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT2, letch)) in HAL_PWM_Oen()
414 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT3, letch)) in HAL_PWM_Oen()
462 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
464 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
467 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
470 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
473 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
/utopia/UTPA2-700.0.x/modules/pwm/hal/curry/pwm/
H A DhalPWM.c399 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT0, letch)) in HAL_PWM_Oen()
404 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT1, letch)) in HAL_PWM_Oen()
409 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT2, letch)) in HAL_PWM_Oen()
414 HAL_PWM_WriteRegBit(REG_PWM_OEN, BIT3, letch)) in HAL_PWM_Oen()
462 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(0:0)) >> 0; in HAL_PWM_GetOen()
464 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(1:1)) >> 1; in HAL_PWM_GetOen()
467 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(2:2)) >> 2; in HAL_PWM_GetOen()
470 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(3:3)) >> 3; in HAL_PWM_GetOen()
473 letch = (HAL_PWM_Read2Byte(REG_PWM_OEN) & BMASK(4:4)) >> 4; in HAL_PWM_GetOen()
/utopia/UTPA2-700.0.x/modules/pwm/hal/mustang/pwm/
H A DhalPWM.c311 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(0:0, letch), BMASK(0:0)); in HAL_PWM_Oen()
315 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(1:1, letch), BMASK(1:1)); in HAL_PWM_Oen()
319 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(2:2, letch), BMASK(2:2)); in HAL_PWM_Oen()
323 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(3:3, letch), BMASK(3:3)); in HAL_PWM_Oen()
327 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(4:4, letch), BMASK(4:4)); in HAL_PWM_Oen()
331 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(5:5, letch), BMASK(4:4)); in HAL_PWM_Oen()
H A DregPWM.h90 #define REG_PWM_OEN (0x03) //bit 0~4 macro
/utopia/UTPA2-700.0.x/modules/pwm/hal/maldives/pwm/
H A DhalPWM.c311 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(0:0, letch), BMASK(0:0)); in HAL_PWM_Oen()
314 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(1:1, letch), BMASK(1:1)); in HAL_PWM_Oen()
318 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(2:2, letch), BMASK(2:2)); in HAL_PWM_Oen()
321 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(3:3, letch), BMASK(3:3)); in HAL_PWM_Oen()
324 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(4:4, letch), BMASK(4:4)); in HAL_PWM_Oen()
327 HAL_TOP_WriteRegBit(REG_PWM_OEN, BITS(5:5, letch), BMASK(4:4)); in HAL_PWM_Oen()
H A DregPWM.h90 #define REG_PWM_OEN (0x03) //bit 0~4 macro
/utopia/UTPA2-700.0.x/modules/pwm/hal/macan/pwm/
H A DhalPWM.c326 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(0:0,letch), BMASK(0:0)); in HAL_PWM_Oen()
330 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(1:1,letch), BMASK(1:1)); in HAL_PWM_Oen()
334 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(2:2,letch), BMASK(2:2)); in HAL_PWM_Oen()
338 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(3:3,letch), BMASK(3:3)); in HAL_PWM_Oen()
342 HAL_TOP_WriteRegBit(REG_PWM_OEN,BITS(4:4,letch), BMASK(4:4)); in HAL_PWM_Oen()
H A DregPWM.h106 #define REG_PWM_OEN (0x03) //bit 0~4 macro

12