| /utopia/UTPA2-700.0.x/modules/mvop/hal/maldives/mvop/ |
| H A D | regMVOP.h | 342 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0x10) macro
|
| H A D | halMVOP.c | 1188 HAL_WriteByte((REG_DC0_FREERUN_CW_L ), LOWBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
1189 HAL_WriteByte((REG_DC0_FREERUN_CW_L+1), HIGHBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/mustang/mvop/ |
| H A D | regMVOP.h | 402 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0x10) macro
|
| H A D | halMVOP.c | 1335 HAL_WriteByte((REG_DC0_FREERUN_CW_L ), LOWBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
1336 HAL_WriteByte((REG_DC0_FREERUN_CW_L+1), HIGHBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/macan/mvop/ |
| H A D | regMVOP.h | 420 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/messi/mvop/ |
| H A D | regMVOP.h | 418 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/manhattan/mvop/ |
| H A D | regMVOP.h | 411 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| H A D | halMVOP.c | 1425 HAL_WriteByte((REG_DC0_FREERUN_CW_L ), LOWBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
1426 HAL_WriteByte((REG_DC0_FREERUN_CW_L+1), HIGHBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/M7821/mvop/ |
| H A D | regMVOP.h | 425 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/mainz/mvop/ |
| H A D | regMVOP.h | 418 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/mooney/mvop/ |
| H A D | regMVOP.h | 441 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| H A D | halMVOP.c | 1449 HAL_WriteByte((REG_DC0_FREERUN_CW_L ), LOWBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
1450 HAL_WriteByte((REG_DC0_FREERUN_CW_L+1), HIGHBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/maserati/mvop/ |
| H A D | regMVOP.h | 426 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| H A D | halMVOP.c | 1522 HAL_WriteByte((REG_DC0_FREERUN_CW_L ), LOWBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
1523 HAL_WriteByte((REG_DC0_FREERUN_CW_L+1), HIGHBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/M7621/mvop/ |
| H A D | regMVOP.h | 438 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| H A D | halMVOP.c | 1543 HAL_WriteByte((REG_DC0_FREERUN_CW_L ), LOWBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
1544 HAL_WriteByte((REG_DC0_FREERUN_CW_L+1), HIGHBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/M5621/mvop/ |
| H A D | regMVOP.h | 432 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0x10) macro
|
| H A D | halMVOP.c | 1399 HAL_WriteByte((REG_DC0_FREERUN_CW_L ), LOWBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
1400 HAL_WriteByte((REG_DC0_FREERUN_CW_L+1), HIGHBYTE((MS_U16)u32FreerunClk)); in HAL_MVOP_SetSynClk()
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/kastor/mvop/ |
| H A D | regMVOP.h | 453 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/curry/mvop/ |
| H A D | regMVOP.h | 450 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/kano/mvop/ |
| H A D | regMVOP.h | 451 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/k6lite/mvop/ |
| H A D | regMVOP.h | 458 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/maxim/mvop/ |
| H A D | regMVOP.h | 438 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/k7u/mvop/ |
| H A D | regMVOP.h | 486 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|
| /utopia/UTPA2-700.0.x/modules/mvop/hal/k6/mvop/ |
| H A D | regMVOP.h | 519 #define REG_DC0_FREERUN_CW_L (CHIP_REG_BASE + 0xE4) macro
|