Home
last modified time | relevance | path

Searched refs:REG_ADC_ATOP_61_H (Results 1 – 25 of 41) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_adctbl.c565 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2074 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2351 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dmhal_adctbl.c565 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2074 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2351 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dmhal_adctbl.c565 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2074 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2351 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dmhal_adctbl.c555 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2025 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2302 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dmhal_adctbl.c620 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2128 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2405 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dmhal_adctbl.c620 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2128 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2405 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dmhal_adctbl.c620 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2128 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2405 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dmhal_adctbl.c630 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2177 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2454 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dmhal_adctbl.c620 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2128 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2405 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_adctbl.c620 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2128 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2405 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dmhal_adctbl.c630 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x10, 0x00, 0x00/*RGB*/,
2177 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
2454 { DRV_ADC_REG(REG_ADC_ATOP_61_H), 0x60, 0x00, 0x00/*ADC_TABLE_FREQ_SECTION1*/,
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_adc_atop.h300 #define REG_ADC_ATOP_61_H (REG_ADC_ATOP_BASE + 0xC3) macro

12