Home
last modified time | relevance | path

Searched refs:MIU1_G5_REQUEST_MASK (Results 1 – 25 of 28) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_frc.c509 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in MHal_FRC_get_miu1mask()
533 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in MHal_FRC_set_miu1mask()
H A Dmhal_sc.c2764 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in Hal_SC_get_miu1mask()
2804 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in Hal_SC_set_miu1mask()
2805 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG6Mask); in Hal_SC_set_miu1mask()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dmhal_xc_chip_config.h957 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dmhal_xc_chip_config.h963 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dmhal_xc_chip_config.h973 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dmhal_xc_chip_config.h967 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
H A Dmhal_xc_chip_config.h.0966 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26)
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_xc_chip_config.h987 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_xc_chip_config.h1103 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dmhal_xc_chip_config.h1058 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dmhal_xc_chip_config.h1115 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dmhal_xc_chip_config.h1052 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dmhal_xc_chip_config.h1120 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dmhal_xc_chip_config.h1107 #define MIU1_G5_REQUEST_MASK (REG_MIU1_EX_BASE + 0x26) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_frc.c687 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in MHal_FRC_get_miu1mask()
711 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in MHal_FRC_set_miu1mask()
H A Dmhal_sc.c3125 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in Hal_SC_get_miu1mask()
3150 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in Hal_SC_set_miu1mask()
3151 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG6Mask); in Hal_SC_set_miu1mask()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_frc.c670 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in MHal_FRC_get_miu1mask()
694 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in MHal_FRC_set_miu1mask()
H A Dmhal_sc.c3105 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in Hal_SC_get_miu1mask()
3130 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in Hal_SC_set_miu1mask()
3131 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG6Mask); in Hal_SC_set_miu1mask()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_frc.c648 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in MHal_FRC_get_miu1mask()
672 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in MHal_FRC_set_miu1mask()
H A Dmhal_sc.c3148 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in Hal_SC_get_miu1mask()
3188 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in Hal_SC_set_miu1mask()
3189 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG6Mask); in Hal_SC_set_miu1mask()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_frc.c648 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in MHal_FRC_get_miu1mask()
672 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in MHal_FRC_set_miu1mask()
H A Dmhal_sc.c3148 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in Hal_SC_get_miu1mask()
3188 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in Hal_SC_set_miu1mask()
3189 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG6Mask); in Hal_SC_set_miu1mask()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_sc.c2484 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in Hal_SC_get_miu1mask()
2524 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in Hal_SC_set_miu1mask()
2525 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG6Mask); in Hal_SC_set_miu1mask()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_sc.c2401 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in Hal_SC_get_miu1mask()
2423 MDrv_Write2Byte(MIU1_G5_REQUEST_MASK, mask.u16MiuG5Mask); in Hal_SC_set_miu1mask()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_sc.c2236 mask.u16MiuG5Mask = MDrv_Read2Byte(MIU1_G5_REQUEST_MASK); in Hal_SC_get_miu1mask()

12