Home
last modified time | relevance | path

Searched refs:CFG8_48_REG_PS_MODE_SRC_V_SHIFT (Results 1 – 7 of 7) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/nsk2/
H A DregTSP.h2528 #define CFG8_48_REG_PS_MODE_SRC_V_SHIFT 0 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DregTSP.h2649 #define CFG8_48_REG_PS_MODE_SRC_V_SHIFT 0 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DregTSP.h2649 #define CFG8_48_REG_PS_MODE_SRC_V_SHIFT 0 macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tsp/
H A DregTSP.h2622 #define CFG8_48_REG_PS_MODE_SRC_V_SHIFT 0 macro
H A DhalTSP.c4457 …egCtrl8_1->CFG8_48,CFG8_48_REG_PS_MODE_SRC_V_MASK, (eFileEng << CFG8_48_REG_PS_MODE_SRC_V_SHIFT)); in HAL_TSP_FIFO_Bypass_Src()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsp/
H A DregTSP.h2687 #define CFG8_48_REG_PS_MODE_SRC_V_SHIFT 0 macro
H A DhalTSP.c4196 …egCtrl8_1->CFG8_48,CFG8_48_REG_PS_MODE_SRC_V_MASK, (eFileEng << CFG8_48_REG_PS_MODE_SRC_V_SHIFT)); in HAL_TSP_FIFO_Bypass_Src()