Searched refs:v_offset (Results 1 – 8 of 8) sorted by relevance
| /rockchip-linux_mpp/mpp/hal/rkenc/common/ |
| H A D | vepu540c_common.c | 104 RK_U32 u_offset = 0, v_offset = 0; in vepu540c_jpeg_set_patch_info() local 109 v_offset = 0; in vepu540c_jpeg_set_patch_info() 115 v_offset = frame_size * 5 / 4; in vepu540c_jpeg_set_patch_info() 120 v_offset = frame_size; in vepu540c_jpeg_set_patch_info() 124 v_offset = frame_size * 3 / 2; in vepu540c_jpeg_set_patch_info() 129 v_offset = 0; in vepu540c_jpeg_set_patch_info() 135 v_offset = 0; in vepu540c_jpeg_set_patch_info() 140 v_offset = frame_size * 5 / 4; in vepu540c_jpeg_set_patch_info() 150 if (v_offset) in vepu540c_jpeg_set_patch_info() 151 mpp_dev_set_reg_offset(dev, 266, v_offset); in vepu540c_jpeg_set_patch_info()
|
| /rockchip-linux_mpp/mpp/hal/rkenc/jpege/ |
| H A D | hal_jpege_vepu511.c | 133 RK_U32 u_offset = 0, v_offset = 0; in vepu511_jpeg_set_patch_info() local 138 v_offset = u_offset; in vepu511_jpeg_set_patch_info() 143 v_offset = frame_size * 5 / 4; in vepu511_jpeg_set_patch_info() 148 v_offset = frame_size; in vepu511_jpeg_set_patch_info() 152 v_offset = frame_size * 3 / 2; in vepu511_jpeg_set_patch_info() 158 v_offset = 0; in vepu511_jpeg_set_patch_info() 162 v_offset = frame_size; in vepu511_jpeg_set_patch_info() 166 v_offset = frame_size * 2; in vepu511_jpeg_set_patch_info() 172 v_offset = 0; in vepu511_jpeg_set_patch_info() 177 v_offset = frame_size * 5 / 4; in vepu511_jpeg_set_patch_info() [all …]
|
| H A D | hal_jpege_vpu720.c | 83 RK_U32 v_offset; member 245 fmt_cfg->v_offset = fmt_cfg->u_offset + fmt_cfg->uv_stride * (ver_stride >> 1); in jpege_vpu720_setup_format() 265 fmt_cfg->v_offset = fmt_cfg->u_offset + fmt_cfg->uv_stride * ver_stride; in jpege_vpu720_setup_format() 309 fmt_cfg->v_offset = fmt_cfg->u_offset << 1; in jpege_vpu720_setup_format() 516 mpp_dev_set_reg_offset(ctx->dev, 24, ctx->fmt_cfg.v_offset); in hal_jpege_vpu720_gen_regs()
|
| /rockchip-linux_mpp/mpp/hal/rkenc/h265e/ |
| H A D | hal_h265e_vepu540c.c | 615 RK_U32 u_offset = 0, v_offset = 0; in vepu540c_h265_set_patch_info() local 621 v_offset = 0; in vepu540c_h265_set_patch_info() 627 v_offset = frame_size * 5 / 4; in vepu540c_h265_set_patch_info() 632 v_offset = frame_size; in vepu540c_h265_set_patch_info() 636 v_offset = frame_size * 3 / 2; in vepu540c_h265_set_patch_info() 642 v_offset = 0; in vepu540c_h265_set_patch_info() 648 v_offset = 0; in vepu540c_h265_set_patch_info() 653 v_offset = frame_size * 5 / 4; in vepu540c_h265_set_patch_info() 666 if (v_offset) { in vepu540c_h265_set_patch_info() 667 ret = mpp_dev_set_reg_offset(dev, 162, v_offset); in vepu540c_h265_set_patch_info()
|
| H A D | hal_h265e_vepu541.c | 730 RK_U32 u_offset = 0, v_offset = 0; in vepu541_h265_set_patch_info() local 735 v_offset = 0; in vepu541_h265_set_patch_info() 740 v_offset = frame_size * 5 / 4; in vepu541_h265_set_patch_info() 745 v_offset = frame_size; in vepu541_h265_set_patch_info() 749 v_offset = frame_size * 3 / 2; in vepu541_h265_set_patch_info() 754 v_offset = 0; in vepu541_h265_set_patch_info() 760 v_offset = 0; in vepu541_h265_set_patch_info() 765 v_offset = frame_size * 5 / 4; in vepu541_h265_set_patch_info() 778 if (v_offset) { in vepu541_h265_set_patch_info() 779 mpp_dev_set_reg_offset(dev, 72, v_offset); in vepu541_h265_set_patch_info()
|
| H A D | hal_h265e_vepu511.c | 606 RK_U32 u_offset = 0, v_offset = 0; in vepu511_h265_set_patch_info() local 611 v_offset = u_offset; in vepu511_h265_set_patch_info() 616 v_offset = frame_size * 5 / 4; in vepu511_h265_set_patch_info() 621 v_offset = frame_size; in vepu511_h265_set_patch_info() 625 v_offset = frame_size * 3 / 2; in vepu511_h265_set_patch_info() 631 v_offset = 0; in vepu511_h265_set_patch_info() 637 v_offset = 0; in vepu511_h265_set_patch_info() 641 v_offset = hor_stride * ver_stride; in vepu511_h265_set_patch_info() 645 v_offset = hor_stride * ver_stride * 2; in vepu511_h265_set_patch_info() 650 v_offset = frame_size * 5 / 4; in vepu511_h265_set_patch_info() [all …]
|
| H A D | hal_h265e_vepu510.c | 1211 RK_U32 u_offset = 0, v_offset = 0; in vepu510_h265_set_patch_info() local 1222 v_offset = frame_size * 5 / 4; in vepu510_h265_set_patch_info() 1227 v_offset = frame_size; in vepu510_h265_set_patch_info() 1231 v_offset = frame_size * 3 / 2; in vepu510_h265_set_patch_info() 1237 v_offset = 0; in vepu510_h265_set_patch_info() 1243 v_offset = 0; in vepu510_h265_set_patch_info() 1247 v_offset = hor_stride * ver_stride; in vepu510_h265_set_patch_info() 1251 v_offset = hor_stride * ver_stride * 2; in vepu510_h265_set_patch_info() 1256 v_offset = frame_size * 5 / 4; in vepu510_h265_set_patch_info() 1261 mpp_dev_multi_offset_update(offsets, 162, v_offset); in vepu510_h265_set_patch_info()
|
| H A D | hal_h265e_vepu580.c | 1637 RK_U32 u_offset = 0, v_offset = 0; in vepu580_h265_set_patch_info() local 1645 v_offset = 0; in vepu580_h265_set_patch_info() 1650 v_offset = frame_size * 5 / 4; in vepu580_h265_set_patch_info() 1655 v_offset = frame_size; in vepu580_h265_set_patch_info() 1659 v_offset = frame_size * 3 / 2; in vepu580_h265_set_patch_info() 1665 v_offset = 0; in vepu580_h265_set_patch_info() 1669 v_offset = hor_stride * ver_stride; in vepu580_h265_set_patch_info() 1673 v_offset = hor_stride * ver_stride * 2; in vepu580_h265_set_patch_info() 1679 v_offset = 0; in vepu580_h265_set_patch_info() 1684 v_offset = frame_size * 5 / 4; in vepu580_h265_set_patch_info() [all …]
|