Home
last modified time | relevance | path

Searched refs:sli_max_num_m1 (Results 1 – 21 of 21) sorted by relevance

/rockchip-linux_mpp/mpp/common/
H A Dh265e_syntax_new.h183 RK_U16 sli_max_num_m1; member
/rockchip-linux_mpp/mpp/hal/rkenc/h264e/
H A Dhal_h264e_vepu541.c1182 regs->reg087.sli_max_num_m1 = 0; in setup_vepu541_split()
1193 regs->reg087.sli_max_num_m1 = 500; in setup_vepu541_split()
1204 regs->reg087.sli_max_num_m1 = 500; in setup_vepu541_split()
1228 regs->reg087.sli_max_num_m1 = 500; in setup_vepu540_force_slice_split()
H A Dhal_h264e_vepu541_reg.h1357 RK_U32 sli_max_num_m1 : 10; member
H A Dhal_h264e_vepu540c.c1114 regs->reg_base.sli_splt.sli_max_num_m1 = 0; in setup_vepu540c_split()
1125 regs->reg_base.sli_splt.sli_max_num_m1 = 500; in setup_vepu540c_split()
1142 regs->reg_base.sli_splt.sli_max_num_m1 = 500; in setup_vepu540c_split()
H A Dhal_h264e_vepu540c_reg.h512 RK_U32 sli_max_num_m1 : 15; member
H A Dhal_h264e_vepu580.c1681 regs->reg_base.sli_splt.sli_max_num_m1 = 0; in setup_vepu580_split()
1692 regs->reg_base.sli_splt.sli_max_num_m1 = 500; in setup_vepu580_split()
1708 regs->reg_base.sli_splt.sli_max_num_m1 = 500; in setup_vepu580_split()
H A Dhal_h264e_vepu510.c1555 reg_frm->common.sli_splt.sli_max_num_m1 = 0; in setup_vepu510_split()
1566 reg_frm->common.sli_splt.sli_max_num_m1 = 500; in setup_vepu510_split()
1582 reg_frm->common.sli_splt.sli_max_num_m1 = 500; in setup_vepu510_split()
H A Dhal_h264e_vepu511.c1555 reg_frm->common.sli_splt.sli_max_num_m1 = 0; in setup_vepu511_split()
1566 reg_frm->common.sli_splt.sli_max_num_m1 = 500; in setup_vepu511_split()
1582 reg_frm->common.sli_splt.sli_max_num_m1 = 500; in setup_vepu511_split()
H A Dhal_h264e_vepu580_reg.h479 RK_U32 sli_max_num_m1 : 15; member
/rockchip-linux_mpp/mpp/codec/enc/h265/
H A Dh265e_syntax.c161 sp->sli_max_num_m1 = 50; in fill_slice_parameters()
/rockchip-linux_mpp/mpp/hal/rkenc/jpege/
H A Dhal_jpege_vepu540c_reg.h593 RK_U32 sli_max_num_m1 : 15; member
/rockchip-linux_mpp/mpp/hal/rkenc/h265e/
H A Dhal_h265e_vepu541_reg.h561 RK_U32 sli_max_num_m1 : 10; member
H A Dhal_h265e_vepu540c_reg.h600 RK_U32 sli_max_num_m1 : 15; member
H A Dhal_h265e_vepu540c.c1141 regs->reg_base.reg0216_sli_splt.sli_max_num_m1 = 0; in vepu540c_h265_set_split()
1152 regs->reg_base.reg0216_sli_splt.sli_max_num_m1 = 500; in vepu540c_h265_set_split()
1173 regs->reg_base.reg0216_sli_splt.sli_max_num_m1 = 500; in vepu540c_h265_set_split()
H A Dhal_h265e_vepu541.c1464 regs->sli_spl.sli_max_num_m1 = 0; in setup_vepu541_split()
1475 regs->sli_spl.sli_max_num_m1 = 500; in setup_vepu541_split()
1486 regs->sli_spl.sli_max_num_m1 = 500; in setup_vepu541_split()
H A Dhal_h265e_vepu510.c1826 regs->reg_frm.common.sli_splt.sli_max_num_m1 = 0; in setup_vepu510_split()
1837 regs->reg_frm.common.sli_splt.sli_max_num_m1 = 500; in setup_vepu510_split()
1858 regs->reg_frm.common.sli_splt.sli_max_num_m1 = 500; in setup_vepu510_split()
H A Dhal_h265e_vepu511.c954 regs->reg_frm.common.sli_splt.sli_max_num_m1 = 0; in vepu511_h265_set_split()
965 regs->reg_frm.common.sli_splt.sli_max_num_m1 = 500; in vepu511_h265_set_split()
977 regs->reg_frm.common.sli_splt.sli_max_num_m1 = 500; in vepu511_h265_set_split()
H A Dhal_h265e_vepu580.c2622 regs->reg_base.reg0216_sli_splt.sli_max_num_m1 = 0; in vepu580_setup_split()
2633 regs->reg_base.reg0216_sli_splt.sli_max_num_m1 = 500; in vepu580_setup_split()
2654 regs->reg_base.reg0216_sli_splt.sli_max_num_m1 = 500; in vepu580_setup_split()
H A Dhal_h265e_vepu580_reg.h472 RK_U32 sli_max_num_m1 : 15; member
/rockchip-linux_mpp/mpp/hal/rkenc/common/
H A Dvepu510_common.h666 RK_U32 sli_max_num_m1 : 15; member
H A Dvepu511_common.h1011 RK_U32 sli_max_num_m1 : 15; member