Home
last modified time | relevance | path

Searched refs:pic_width_align8 (Results 1 – 7 of 7) sorted by relevance

/rockchip-linux_mpp/mpp/hal/rkenc/common/
H A Dvepu540c_common.c163 RK_U32 pic_width_align8, pic_height_align8; in vepu540c_set_jpeg_reg() local
167 pic_width_align8 = (syn->width + 7) & (~7); in vepu540c_set_jpeg_reg()
184 regs->reg0272_enc_rsl.pic_wd8_m1 = pic_width_align8 / 8 - 1; in vepu540c_set_jpeg_reg()
/rockchip-linux_mpp/mpp/hal/rkenc/jpege/
H A Dhal_jpege_vepu511.c199 RK_U32 pic_width_align8, pic_height_align8; in vepu511_set_jpeg_reg() local
203 pic_width_align8 = (syn->width + 7) & (~7); in vepu511_set_jpeg_reg()
220 regs->enc_rsl.pic_wd8_m1 = pic_width_align8 / 8 - 1; in vepu511_set_jpeg_reg()
/rockchip-linux_mpp/mpp/hal/rkenc/h265e/
H A Dhal_h265e_vepu540c.c1198 RK_U32 pic_width_align8, pic_height_align8; in hal_h265e_v540c_gen_regs() local
1206 pic_width_align8 = (syn->pp.pic_width + 7) & (~7); in hal_h265e_v540c_gen_regs()
1261 reg_base->reg0196_enc_rsl.pic_wd8_m1 = pic_width_align8 / 8 - 1; in hal_h265e_v540c_gen_regs()
H A Dhal_h265e_vepu541.c1507 RK_U32 pic_width_align8, pic_height_align8; in hal_h265e_v541_gen_regs() local
1513 pic_width_align8 = (syn->pp.pic_width + 7) & (~7); in hal_h265e_v541_gen_regs()
1539 regs->enc_rsl.pic_wd8_m1 = pic_width_align8 / 8 - 1; in hal_h265e_v541_gen_regs()
H A Dhal_h265e_vepu510.c1940 RK_U32 pic_width_align8, pic_height_align8; in hal_h265e_v510_gen_regs() local
1950 pic_width_align8 = (syn->pp.pic_width + 7) & (~7); in hal_h265e_v510_gen_regs()
1996 reg_frm->common.enc_rsl.pic_wd8_m1 = pic_width_align8 / 8 - 1; in hal_h265e_v510_gen_regs()
H A Dhal_h265e_vepu511.c863 RK_U32 pic_width_align8, pic_height_align8; in vepu511_h265_set_prep() local
869 pic_width_align8 = (syn->pp.pic_width + 7) & (~7); in vepu511_h265_set_prep()
874 reg_frm->common.enc_rsl.pic_wd8_m1 = pic_width_align8 / 8 - 1; in vepu511_h265_set_prep()
H A Dhal_h265e_vepu580.c2682 RK_U32 pic_width_align8, pic_height_align8; in hal_h265e_v580_gen_regs() local
2691 pic_width_align8 = (syn->pp.pic_width + 7) & (~7); in hal_h265e_v580_gen_regs()
2742 reg_base->reg0196_enc_rsl.pic_wd8_m1 = pic_width_align8 / 8 - 1; in hal_h265e_v580_gen_regs()