Searched refs:mb_wd64 (Results 1 – 5 of 5) sorted by relevance
| /rockchip-linux_mpp/mpp/hal/rkenc/h265e/ |
| H A D | hal_h265e_vepu541.c | 152 RK_S32 mb_wd64, mb_h64; in vepu54x_h265_setup_hal_bufs() local 160 mb_wd64 = (prep->width + 63) / 64; in vepu54x_h265_setup_hal_bufs() 203 ctx->fbc_header_len = MPP_ALIGN(((mb_wd64 * mb_h64) << 6), SZ_8K); in vepu54x_h265_setup_hal_bufs() 204 size[0] = ctx->fbc_header_len + ((mb_wd64 * mb_h64) << 12) * 3 / 2; //fbc_h + fbc_b in vepu54x_h265_setup_hal_bufs() 205 size[1] = (mb_wd64 * mb_h64 << 8); in vepu54x_h265_setup_hal_bufs() 206 size[2] = MPP_ALIGN(mb_wd64 * mb_h64 * 16 * 4, 256); in vepu54x_h265_setup_hal_bufs() 980 RK_S32 mb_wd64, mb_h64; in vepu541_h265_set_rc_regs() local 981 mb_wd64 = (syn->pp.pic_width + 63) / 64; in vepu541_h265_set_rc_regs() 984 RK_U32 ctu_target_bits_mul_16 = (rc_cfg->bit_target << 4) / (mb_wd64 * mb_h64); in vepu541_h265_set_rc_regs() 998 ctu_target_bits = (ctu_target_bits_mul_16 * mb_wd64) >> 4; in vepu541_h265_set_rc_regs() [all …]
|
| H A D | hal_h265e_vepu540c.c | 128 RK_S32 mb_wd64, mb_h64; in vepu540c_h265_setup_hal_bufs() local 138 mb_wd64 = (prep->width + 63) / 64; in vepu540c_h265_setup_hal_bufs() 212 ctx->fbc_header_len = MPP_ALIGN(((mb_wd64 * mb_h64) << 6), SZ_8K); in vepu540c_h265_setup_hal_bufs() 213 size[0] = ctx->fbc_header_len + ((mb_wd64 * mb_h64) << 12) * 3 / 2; //fbc_h + fbc_b in vepu540c_h265_setup_hal_bufs() 214 size[1] = (mb_wd64 * mb_h64 << 8); in vepu540c_h265_setup_hal_bufs() 215 size[2] = MPP_ALIGN(mb_wd64 * mb_h64 * 16 * 4, 256) * 16; in vepu540c_h265_setup_hal_bufs()
|
| H A D | hal_h265e_vepu580.c | 358 RK_S32 mb_wd64, mb_h64; in vepu580_h265_setup_hal_bufs() local 366 mb_wd64 = (prep->width + 63) / 64; in vepu580_h265_setup_hal_bufs() 383 ctx->fbc_header_len = MPP_ALIGN(((mb_wd64 * mb_h64) << 6), SZ_8K); in vepu580_h265_setup_hal_bufs() 384 size[0] = ctx->fbc_header_len + ((mb_wd64 * mb_h64) << 12) * 3 / 2; //fbc_h + fbc_b in vepu580_h265_setup_hal_bufs() 385 size[1] = (mb_wd64 * mb_h64 << 8); in vepu580_h265_setup_hal_bufs() 386 size[2] = MPP_ALIGN(mb_wd64 * mb_h64 * 16 * 6, 256); in vepu580_h265_setup_hal_bufs() 1900 RK_S32 mb_wd64, mb_h64; in vepu580_h265_set_rc_regs() local 1901 mb_wd64 = (syn->pp.pic_width + 63) / 64; in vepu580_h265_set_rc_regs() 1904 RK_U32 ctu_target_bits_mul_16 = (rc_cfg->bit_target << 4) / (mb_wd64 * mb_h64); in vepu580_h265_set_rc_regs() 1918 ctu_target_bits = (ctu_target_bits_mul_16 * mb_wd64) >> 4; in vepu580_h265_set_rc_regs() [all …]
|
| H A D | hal_h265e_vepu510.c | 304 RK_S32 mb_wd64, mb_h64; in vepu510_h265_setup_hal_bufs() local 314 mb_wd64 = (prep->width + 63) / 64; in vepu510_h265_setup_hal_bufs() 386 ctx->fbc_header_len = MPP_ALIGN(((mb_wd64 * mb_h64) << 6), SZ_8K); in vepu510_h265_setup_hal_bufs() 387 size[0] = ctx->fbc_header_len + ((mb_wd64 * mb_h64) << 12) * 3 / 2; //fbc_h + fbc_b in vepu510_h265_setup_hal_bufs() 388 size[1] = (mb_wd64 * mb_h64 << 8); in vepu510_h265_setup_hal_bufs() 389 size[2] = MPP_ALIGN(mb_wd64 * mb_h64 * 16 * 4, 256) * 16; in vepu510_h265_setup_hal_bufs()
|
| H A D | hal_h265e_vepu511.c | 327 RK_S32 mb_wd64, mb_h64; in vepu511_h265_setup_hal_bufs() local 337 mb_wd64 = (prep->width + 63) / 64; in vepu511_h265_setup_hal_bufs() 409 ctx->fbc_header_len = MPP_ALIGN(((mb_wd64 * mb_h64) << 6), SZ_8K); in vepu511_h265_setup_hal_bufs() 410 size[0] = ctx->fbc_header_len + ((mb_wd64 * mb_h64) << 12) * 3 / 2; //fbc_h + fbc_b in vepu511_h265_setup_hal_bufs() 411 size[1] = (mb_wd64 * mb_h64 << 8); in vepu511_h265_setup_hal_bufs() 412 size[2] = MPP_ALIGN(mb_wd64 * mb_h64 * 16 * 4, 256) * 16; in vepu511_h265_setup_hal_bufs()
|