Searched refs:hal_h265e_dbg_ctl (Results 1 – 6 of 6) sorted by relevance
| /rockchip-linux_mpp/mpp/hal/common/h265/ |
| H A D | hal_h265e_debug.h | 49 #define hal_h265e_dbg_ctl(fmt, ...) hal_h265e_dbg(HAL_H265E_DBG_CTL_REGS, fmt, ## __VA_ARGS__) macro
|
| /rockchip-linux_mpp/mpp/hal/rkenc/h265e/ |
| H A D | hal_h265e_vepu510_tune.c | 192 hal_h265e_dbg_ctl("roir_buf_fd %d, size %d qm_mv_buf %p size %d\n", in vepu510_h265e_tune_qpmap_init()
|
| H A D | hal_h265e_vepu540c.c | 1356 hal_h265e_dbg_ctl("ctl reg[%04x]: 0%08x\n", i * 4, regs[i]); in hal_h265e_v540c_start()
|
| H A D | hal_h265e_vepu510.c | 2109 hal_h265e_dbg_ctl("ctl reg[%04x]: 0%08x\n", i * 4, regs[i]); in hal_h265e_v510_start()
|
| H A D | hal_h265e_vepu511.c | 2270 hal_h265e_dbg_ctl("ctl reg[%04x]: 0%08x\n", i * 4, regs[i]); in hal_h265e_vepu511_start()
|
| H A D | hal_h265e_vepu580.c | 2184 hal_h265e_dbg_ctl("ctl reg[%04x]: 0%08x\n", i * 4, regs[i]); in hal_h265e_v580_send_regs()
|