Home
last modified time | relevance | path

Searched refs:filter_level (Results 1 – 17 of 17) sorted by relevance

/rockchip-linux_mpp/mpp/hal/vpu/vp8d/
H A Dhal_vp8d_vdpu2.c522 regs->reg129.sw_filt_level_0 = pic_param->filter_level; in hal_vp8d_vdpu2_gen_regs()
529 …regs->reg129.sw_filt_level_0 = CLIP3(0, 63, (RK_S32)pic_param->filter_level + pic_param->stVP8Segm… in hal_vp8d_vdpu2_gen_regs()
530 …regs->reg129.sw_filt_level_1 = CLIP3(0, 63, (RK_S32)pic_param->filter_level + pic_param->stVP8Segm… in hal_vp8d_vdpu2_gen_regs()
531 …regs->reg129.sw_filt_level_2 = CLIP3(0, 63, (RK_S32)pic_param->filter_level + pic_param->stVP8Segm… in hal_vp8d_vdpu2_gen_regs()
532 …regs->reg129.sw_filt_level_3 = CLIP3(0, 63, (RK_S32)pic_param->filter_level + pic_param->stVP8Segm… in hal_vp8d_vdpu2_gen_regs()
538 if (pic_param->filter_level == 0) { in hal_vp8d_vdpu2_gen_regs()
H A Dhal_vp8d_vdpu1.c528 regs->reg32.sw_filt_level_0 = pic_param->filter_level; in hal_vp8d_vdpu1_gen_regs()
540 (RK_S32)pic_param->filter_level in hal_vp8d_vdpu1_gen_regs()
543 (RK_S32)pic_param->filter_level in hal_vp8d_vdpu1_gen_regs()
546 (RK_S32)pic_param->filter_level in hal_vp8d_vdpu1_gen_regs()
549 (RK_S32)pic_param->filter_level in hal_vp8d_vdpu1_gen_regs()
556 if (pic_param->filter_level == 0) in hal_vp8d_vdpu1_gen_regs()
/rockchip-linux_mpp/mpp/hal/vpu/vp8e/
H A Dhal_vp8e_vepu1_reg.h229 RK_U32 filter_level : 6; member
406 RK_U32 filter_level : 6; member
H A Dhal_vp8e_vepu2_reg.h77 RK_U32 filter_level : 6; member
323 RK_U32 filter_level : 6; member
H A Dhal_vp8e_base.h126 RK_S32 filter_level; member
322 RK_U32 filter_level[4]; member
H A Dhal_vp8e_vepu1_v2.c153 regs->sw36.filter_level = hw_cfg->filter_level[0]; in vp8e_vpu_frame_start()
249 regs->sw72_95[7 + i * 8].num_7.filter_level = hw_cfg->filter_level[1 + i]; in vp8e_vpu_frame_start()
H A Dhal_vp8e_vepu2_v2.c156 regs->sw73.filter_level = hw_cfg->filter_level[0]; in vp8e_vpu_frame_start()
249 regs->sw0_26[7 + i * 9].num_7.filter_level = hw_cfg->filter_level[1 + i]; in vp8e_vpu_frame_start()
H A Dhal_vp8e_base.c41 pps->level_sgm[i] = sps->filter_level; in set_frame_params()
58 sps->filter_level = MPP_CLIP3(0, 63, tmp); in set_filter()
64 sps->filter_level = inter_level_tbl[qp]; in set_filter()
84 if (sps->filter_level == 0) { in set_filter()
358 vp8e_put_lit(bitbuf, sps->filter_level, 6); in set_frame_header()
566 hw_cfg->filter_level[i] = ctx->ppss.pps->level_sgm[i]; in set_new_frame()
1032 sps->filter_level = 0; in set_parameter()
/rockchip-linux_mpp/mpp/common/
H A Dvp8d_syntax.h64 RK_U8 filter_level; member
H A Dvp9d_syntax.h122 CHAR filter_level; member
H A Dav1d_syntax.h117 UCHAR filter_level[2] ; member
/rockchip-linux_mpp/mpp/codec/dec/av1/
H A Dav1d_parser2_syntax.c176 pp->loop_filter.filter_level[0] = frame_header->loop_filter_level[0]; in av1d_fill_picparams()
177 pp->loop_filter.filter_level[1] = frame_header->loop_filter_level[1]; in av1d_fill_picparams()
/rockchip-linux_mpp/mpp/codec/dec/vp9/
H A Dvp9d_parser2_syntax.c113 pic->filter_level = s->filter.level; in vp9d_fill_picparams()
/rockchip-linux_mpp/mpp/hal/vpu/av1d/
H A Dhal_av1d_vdpu.c1250 regs->swreg14.sw_filt_level0 = dxva->loop_filter.filter_level[0]; in vdpu_av1d_set_segmentation()
1251 regs->swreg15.sw_filt_level1 = dxva->loop_filter.filter_level[1]; in vdpu_av1d_set_segmentation()
1397 …reg3.sw_filtering_dis = (dxva->loop_filter.filter_level[0] == 0) && (dxva->loop_filter.filter… in vdpu_av1d_set_loopfilter()
1398 regs->swreg5.sw_filt_level_base_gt32 = dxva->loop_filter.filter_level[0] > 32; in vdpu_av1d_set_loopfilter()
/rockchip-linux_mpp/mpp/hal/rkdec/av1d/
H A Dhal_av1d_vdpu383.c1605 mpp_put_bits(&bp, dxva->loop_filter.filter_level[0], 6); in prepare_uncompress_header()
1606 mpp_put_bits(&bp, dxva->loop_filter.filter_level[1], 6); in prepare_uncompress_header()
/rockchip-linux_mpp/mpp/codec/dec/vp8/
H A Dvp8d_parser.c522 pic_param->filter_level = p->loopFilterLevel; in vp8d_convert_to_syntx()
/rockchip-linux_mpp/mpp/hal/rkdec/vp9d/
H A Dhal_vp9d_vdpu383.c539 mpp_put_bits(&bp, pp->filter_level, 6); in prepare_uncompress_header()