Home
last modified time | relevance | path

Searched refs:_2v (Results 1 – 11 of 11) sorted by relevance

/rockchip-linux_mpp/mpp/hal/rkenc/common/
H A Dvepu5xx_common.c31 ._2v = {.r_coeff = 112, .g_coeff = -94, .b_coeff = -18, .offset = 128},
38 ._2v = {.r_coeff = 112, .g_coeff = -102, .b_coeff = -10, .offset = 128},
48 ._2v = {.r_coeff = 128, .g_coeff = -107, .b_coeff = -21, .offset = 128},
55 ._2v = {.r_coeff = 128, .g_coeff = -116, .b_coeff = -12, .offset = 128},
H A Dvepu5xx_common.h94 VepuRgb2YuvCoeffs _2v; member
/rockchip-linux_mpp/mpp/hal/rkenc/h264e/
H A Dhal_h264e_vepu541.c508 regs->reg020.csc_wgt_b2v = cfg_coeffs->_2v.b_coeff; in setup_vepu541_prep()
509 regs->reg020.csc_wgt_g2v = cfg_coeffs->_2v.g_coeff; in setup_vepu541_prep()
510 regs->reg020.csc_wgt_r2v = cfg_coeffs->_2v.r_coeff; in setup_vepu541_prep()
514 regs->reg021.csc_ofst_v = cfg_coeffs->_2v.offset; in setup_vepu541_prep()
H A Dhal_h264e_vepu540c.c500 regs->reg_base.src_udfv.csc_wgt_b2v = cfg_coeffs->_2v.b_coeff; in setup_vepu540c_prep()
501 regs->reg_base.src_udfv.csc_wgt_g2v = cfg_coeffs->_2v.g_coeff; in setup_vepu540c_prep()
502 regs->reg_base.src_udfv.csc_wgt_r2v = cfg_coeffs->_2v.r_coeff; in setup_vepu540c_prep()
506 regs->reg_base.src_udfo.csc_ofst_v = cfg_coeffs->_2v.offset; in setup_vepu540c_prep()
H A Dhal_h264e_vepu580.c781 regs->reg_base.src_udfv.csc_wgt_b2v = cfg_coeffs->_2v.b_coeff; in setup_vepu580_prep()
782 regs->reg_base.src_udfv.csc_wgt_g2v = cfg_coeffs->_2v.g_coeff; in setup_vepu580_prep()
783 regs->reg_base.src_udfv.csc_wgt_r2v = cfg_coeffs->_2v.r_coeff; in setup_vepu580_prep()
787 regs->reg_base.src_udfo.csc_ofst_v = cfg_coeffs->_2v.offset; in setup_vepu580_prep()
H A Dhal_h264e_vepu510.c797 reg_frm->common.src_udfv.csc_wgt_b2v = cfg_coeffs->_2v.b_coeff; in setup_vepu510_prep()
798 reg_frm->common.src_udfv.csc_wgt_g2v = cfg_coeffs->_2v.g_coeff; in setup_vepu510_prep()
799 reg_frm->common.src_udfv.csc_wgt_r2v = cfg_coeffs->_2v.r_coeff; in setup_vepu510_prep()
803 reg_frm->common.src_udfo.csc_ofst_v = cfg_coeffs->_2v.offset; in setup_vepu510_prep()
H A Dhal_h264e_vepu511.c774 reg_frm->common.src_udfv.csc_wgt_b2v = cfg_coeffs->_2v.b_coeff; in setup_vepu511_prep()
775 reg_frm->common.src_udfv.csc_wgt_g2v = cfg_coeffs->_2v.g_coeff; in setup_vepu511_prep()
776 reg_frm->common.src_udfv.csc_wgt_r2v = cfg_coeffs->_2v.r_coeff; in setup_vepu511_prep()
780 reg_frm->common.src_udfo.csc_ofst_v = cfg_coeffs->_2v.offset; in setup_vepu511_prep()
/rockchip-linux_mpp/mpp/hal/rkenc/h265e/
H A Dhal_h265e_vepu540c.c837 reg_base->reg0201_src_udfv.csc_wgt_r2v = cfg_coeffs->_2v.r_coeff; in vepu540c_h265_set_pp_regs()
838 reg_base->reg0201_src_udfv.csc_wgt_g2v = cfg_coeffs->_2v.g_coeff; in vepu540c_h265_set_pp_regs()
839 reg_base->reg0201_src_udfv.csc_wgt_b2v = cfg_coeffs->_2v.b_coeff; in vepu540c_h265_set_pp_regs()
843 reg_base->reg0202_src_udfo.csc_ofst_v = cfg_coeffs->_2v.offset; in vepu540c_h265_set_pp_regs()
H A Dhal_h265e_vepu541.c1115 regs->src_udfv.wght_r2v = cfg_coeffs->_2v.r_coeff; in vepu541_h265_set_pp_regs()
1116 regs->src_udfv.wght_g2v = cfg_coeffs->_2v.g_coeff; in vepu541_h265_set_pp_regs()
1117 regs->src_udfv.wght_b2v = cfg_coeffs->_2v.b_coeff; in vepu541_h265_set_pp_regs()
1121 regs->src_udfo.ofst_v = cfg_coeffs->_2v.offset; in vepu541_h265_set_pp_regs()
H A Dhal_h265e_vepu510.c1483 reg_frm->common.src_udfv.csc_wgt_r2v = cfg_coeffs->_2v.r_coeff; in vepu510_h265_set_pp_regs()
1484 reg_frm->common.src_udfv.csc_wgt_g2v = cfg_coeffs->_2v.g_coeff; in vepu510_h265_set_pp_regs()
1485 reg_frm->common.src_udfv.csc_wgt_b2v = cfg_coeffs->_2v.b_coeff; in vepu510_h265_set_pp_regs()
1489 reg_frm->common.src_udfo.csc_ofst_v = cfg_coeffs->_2v.offset; in vepu510_h265_set_pp_regs()
H A Dhal_h265e_vepu580.c2047 reg_base->reg0201_src_udfv.csc_wgt_r2v = cfg_coeffs->_2v.r_coeff; in vepu580_h265_set_pp_regs()
2048 reg_base->reg0201_src_udfv.csc_wgt_g2v = cfg_coeffs->_2v.g_coeff; in vepu580_h265_set_pp_regs()
2049 reg_base->reg0201_src_udfv.csc_wgt_b2v = cfg_coeffs->_2v.b_coeff; in vepu580_h265_set_pp_regs()
2053 reg_base->reg0202_src_udfo.csc_ofst_v = cfg_coeffs->_2v.offset; in vepu580_h265_set_pp_regs()