Home
last modified time | relevance | path

Searched refs:readb (Results 1 – 25 of 103) sorted by relevance

12345

/rk3399_rockchip-uboot/drivers/rtc/
H A Ds3c24x0_rtc.c35 writeb(readb(&rtc->rtccon) | 0x01, &rtc->rtccon); in SetRTC_Access()
39 writeb(readb(&rtc->rtccon) & ~0x01, &rtc->rtccon); in SetRTC_Access()
58 sec = readb(&rtc->bcdsec); in rtc_get()
59 min = readb(&rtc->bcdmin); in rtc_get()
60 hour = readb(&rtc->bcdhour); in rtc_get()
61 mday = readb(&rtc->bcddate); in rtc_get()
62 wday = readb(&rtc->bcdday); in rtc_get()
63 mon = readb(&rtc->bcdmon); in rtc_get()
64 year = readb(&rtc->bcdyear); in rtc_get()
65 } while (sec != readb(&rtc->bcdsec)); in rtc_get()
[all …]
/rk3399_rockchip-uboot/drivers/serial/
H A Dmcfuart.c103 while (!(readb(&uart->usr) & UART_USR_TXRDY)) in mcf_serial_putc()
114 while (!(readb(&uart->usr) & UART_USR_RXRDY)) in mcf_serial_getc()
117 return readb(&uart->urb); in mcf_serial_getc()
131 return readb(&uart->usr) & UART_USR_RXRDY; in mcf_serial_tstc()
173 if (!(readb(&uart->usr) & UART_USR_TXRDY)) in coldfire_serial_putc()
187 if (!(readb(&uart->usr) & UART_USR_RXRDY)) in coldfire_serial_getc()
190 return readb(&uart->urb); in coldfire_serial_getc()
209 return readb(&uart->usr) & UART_USR_RXRDY ? 1 : 0; in coldfire_serial_pending()
211 return readb(&uart->usr) & UART_USR_TXRDY ? 0 : 1; in coldfire_serial_pending()
H A Dserial_arc.c55 while (!(readb(&regs->status) & UART_TXEMPTY)) in arc_serial_putc()
65 return !(readb(&regs->status) & UART_RXEMPTY); in arc_serial_tstc()
72 uint32_t status = readb(&regs->status); in arc_serial_pending()
89 if (readb(&regs->status) & UART_OVERFLOW_ERR) in arc_serial_getc()
92 return readb(&regs->data) & 0xFF; in arc_serial_getc()
/rk3399_rockchip-uboot/board/freescale/mx31ads/
H A Dmx31ads.c84 readb(CS4_BASE + 8); in board_early_init_f()
85 readb(CS4_BASE + 7); in board_early_init_f()
86 readb(CS4_BASE + 8); in board_early_init_f()
87 readb(CS4_BASE + 7); in board_early_init_f()
/rk3399_rockchip-uboot/arch/sh/cpu/sh2/
H A Dcpu.c15 writeb(readb(STBCR4) & ~0x04, STBCR4);\
18 writeb(readb(STBCR4) & ~0x80, STBCR4);\
21 writeb(readb(STBCR4) & ~0x10, STBCR4);\
/rk3399_rockchip-uboot/board/renesas/sh7785lcr/
H A Dselfcheck.c26 printf("PLD version = %04x\n", readb(PLD_VERSR)); in test_pld()
48 while (readb(PLD_SWSR) != 0x05) { in test_dipsw()
53 while (readb(PLD_SWSR) != 0x0A) { in test_dipsw()
/rk3399_rockchip-uboot/board/astro/mcf5373l/
H A Dmcf5373l.c151 if (readb(&uart->usr) & UART_USR_TXRDY) in astro_put_char()
164 return readb(&uart->usr) & UART_USR_RXRDY; in astro_is_char()
172 while (!(readb(&uart->usr) & UART_USR_RXRDY)) ; in astro_get_char()
173 return readb(&uart->urb); in astro_get_char()
H A Dfpga.c38 tmp_char = readb(&gpiop->par_timer); in altera_pre_fn()
84 if (readb(&gpiop->ppd_pwm) & 0x08) in altera_status_fn()
94 if (readb(&gpiop->ppd_pwm) & 0x20) in altera_done_fn()
226 return (readb(&gpiop->ppd_pwm) & 0x08) == 0; in xilinx_init_config_fn()
234 return (readb(&gpiop->ppd_pwm) & 0x20) >> 5; in xilinx_done_config_fn()
261 tmp_char = readb(&gpiop->par_timer); in xilinx_pre_config_fn()
/rk3399_rockchip-uboot/arch/arm/mach-omap2/omap3/
H A Dspl_id_nand.c53 *mfr = readb(&gpmc_cfg->cs[0].nand_dat); in identify_nand_chip()
54 *id = readb(&gpmc_cfg->cs[0].nand_dat); in identify_nand_chip()
/rk3399_rockchip-uboot/drivers/gpio/
H A Dhi6220_gpio.c19 data = readb(bank->base + HI6220_GPIO_DIR); in hi6220_gpio_direction_input()
41 data = readb(bank->base + HI6220_GPIO_DIR); in hi6220_gpio_direction_output()
54 return !!readb(bank->base + (BIT(gpio + 2))); in hi6220_gpio_get_value()
/rk3399_rockchip-uboot/arch/sh/lib/
H A Dtime.c38 writeb(readb(&tmu->tstr) | (1 << timer), &tmu->tstr); in tmu_timer_start()
45 writeb(readb(&tmu->tstr) & ~(1 << timer), &tmu->tstr); in tmu_timer_stop()
/rk3399_rockchip-uboot/drivers/i2c/
H A Dfsl_i2c.c226 while (!(readb(&base->sr) & I2C_SR_MBB)) { in fsl_i2c_fixup()
231 if (readb(&base->sr) & I2C_SR_MAL) { in fsl_i2c_fixup()
239 readb(&base->dr); in fsl_i2c_fixup()
242 while (!(readb(&base->sr) & I2C_SR_MIF)) { in fsl_i2c_fixup()
277 while (readb(&base->sr) & I2C_SR_MBB) { in __i2c_init()
295 while (readb(&base->sr) & I2C_SR_MBB) { in i2c_wait4bus()
311 csr = readb(&base->sr); in i2c_wait()
315 csr = readb(&base->sr); in i2c_wait()
380 readb(&base->dr); in __i2c_read_data()
396 data[i] = readb(&base->dr); in __i2c_read_data()
[all …]
H A Dmxc_i2c.c203 sr = readb(base + (I2SR << reg_shift)); in wait_for_sr_state()
212 __func__, sr, readb(base + (I2CR << reg_shift)), in wait_for_sr_state()
224 sr, readb(base + (I2CR << reg_shift)), state); in wait_for_sr_state()
264 unsigned int temp = readb(base + (I2CR << reg_shift)); in i2c_imx_stop()
291 ret = readb(base + (I2CR << reg_shift)) & I2CR_IDIS; in i2c_init_transfer_()
293 ret = !(readb(base + (I2CR << reg_shift)) & I2CR_IEN); in i2c_init_transfer_()
301 if (readb(base + (IADR << reg_shift)) == (chip << 1)) in i2c_init_transfer_()
309 temp = readb(base + (I2CR << reg_shift)); in i2c_init_transfer_()
481 temp = readb(base + (I2CR << reg_shift)); in i2c_read_data()
488 readb(base + (I2DR << reg_shift)); in i2c_read_data()
[all …]
H A Dsh_i2c.c73 if (SH_IC_DTE & readb(&dev->icsr)) in sh_irq_dte()
84 if (SH_IC_DTE & readb(&dev->icsr)) in sh_irq_dte_with_tack()
86 if (SH_IC_TACK & readb(&dev->icsr)) in sh_irq_dte_with_tack()
98 if (!(SH_IC_BUSY & readb(&dev->icsr))) in sh_irq_busy()
193 ret = readb(&dev->icdr) & 0xff; in sh_i2c_raw_read()
196 readb(&dev->icdr); /* Dummy read */ in sh_i2c_raw_read()
H A Dsh_sh7734_i2c.c78 if (bits & readb(&base->icsr)) in check_icsr_bits()
122 if (!(SH_I2C_ICCR2_BBSY & readb(&base->iccr2))) in check_bbsy()
134 if (!(SH_I2C_ICIER_ACKBR & readb(&base->icier))) in check_ackbr()
240 ret = readb(&base->icdrr); in i2c_raw_read()
261 ret = readb(&base->icdrr); in i2c_raw_read()
/rk3399_rockchip-uboot/drivers/usb/musb/
H A Dmusb_udc.c113 b = readb(&musbr->faddr); in musb_db_regs()
116 b = readb(&musbr->power); in musb_db_regs()
122 b = readb(&musbr->devctl); in musb_db_regs()
125 b = readb(&musbr->ep[0].ep0.configdata); in musb_db_regs()
131 b = readb(&musbr->index); in musb_db_regs()
155 power = readb(&musbr->power); in musb_peri_softconnect()
160 readb(&musbr->intrusb); in musb_peri_softconnect()
167 power = readb(&musbr->power); in musb_peri_softconnect()
177 devctl = readb(&musbr->devctl); in musb_peri_softconnect()
261 faddr = readb(&musbr->faddr); in musb_peri_ep0_set_address()
[all …]
H A Dmusb_core.c42 devctl = readb(&musbr->devctl); in musb_start()
153 *data++ = readb(&musbr->fifox[ep]); in read_fifo()
/rk3399_rockchip-uboot/drivers/block/
H A Dsystemace.c63 return (readb(base + off) << 8) | readb(base + off + 1); in ace_readw()
65 return readb(base + off) | (readb(base + off + 1) << 8); in ace_readw()
/rk3399_rockchip-uboot/cmd/
H A Dpcmcia.c334 …printf("Configuration Option Register: %02x @ %x\n", readb(addr + config_base), addr + config_base… in check_ide_device()
335 printf("Card Configuration and Status Register: %02x\n", readb(addr + config_base + 2)); in check_ide_device()
336 printf("Pin Replacement Register Register: %02x\n", readb(addr + config_base + 4)); in check_ide_device()
337 printf("Socket and Copy Register: %02x\n", readb(addr + config_base + 6)); in check_ide_device()
/rk3399_rockchip-uboot/arch/microblaze/include/asm/
H A Dio.h23 #define readb(addr) \ macro
41 #define inb(addr) readb (addr)
49 #define in_8(addr) readb (addr)
67 #define __raw_readb readb
/rk3399_rockchip-uboot/include/
H A Diotrace.h33 #undef readb
34 #define readb(addr) iotrace_readb((const void *)(uintptr_t)addr) macro
/rk3399_rockchip-uboot/drivers/net/
H A Dcs8900.c57 readb(iob); in get_reg_init_bus()
58 readb(iob + 1); in get_reg_init_bus()
59 readb(iob); in get_reg_init_bus()
60 readb(iob + 1); in get_reg_init_bus()
61 readb(iob); in get_reg_init_bus()
/rk3399_rockchip-uboot/arch/xtensa/include/asm/
H A Dio.h36 #define readb(addr) \ macro
46 #define __raw_readb readb
60 #define inb(port) readb((u8 *)((port)))
/rk3399_rockchip-uboot/arch/arm/mach-imx/
H A Dcmd_hdmidet.c14 return (readb(&hdmi->phy_stat0) & HDMI_DVI_STAT) ? 0 : 1; in do_hdmidet()
/rk3399_rockchip-uboot/drivers/ata/
H A Dsata_dwc.c435 val = readb(ap->ioaddr.altstatus_addr); in ata_check_altstatus()
454 nsect = readb(ioaddr->nsect_addr); in sata_dwc_softreset()
455 lbal = readb(ioaddr->lbal_addr); in sata_dwc_softreset()
495 nsect = readb(ioaddr->nsect_addr); in sata_dwc_softreset()
496 lbal = readb(ioaddr->lbal_addr); in sata_dwc_softreset()
504 val = readb(ap->ioaddr.status_addr); in ata_check_status()
913 readb(ap->ioaddr.altstatus_addr); in ata_std_dev_select()
1045 status = readb(ap->ioaddr.altstatus_addr); in ata_exec_internal()
1047 errorStatus = readb(ap->ioaddr.feature_addr); in ata_exec_internal()
1222 readb(ap->ioaddr.altstatus_addr); in ata_exec_command()
[all …]

12345