Home
last modified time | relevance | path

Searched refs:outw (Results 1 – 25 of 28) sorted by relevance

12

/rk3399_rockchip-uboot/board/renesas/ap325rxa/
H A Dap325rxa.c79 outw(PSELA_D, PSELA); in board_init()
80 outw(PSELB_D, PSELB); in board_init()
81 outw(PSELC_D, PSELC); in board_init()
82 outw(PSELD_D, PSELD); in board_init()
85 outw(HIZCRA_D, HIZCRA); in board_init()
86 outw(HIZCRB_D, HIZCRB); in board_init()
87 outw(HIZCRC_D, HIZCRC); in board_init()
88 outw(HIZCRD_D, HIZCRD); in board_init()
91 outw(MSELCRA_D, MSELCRA); in board_init()
92 outw(MSELCRB_D, MSELCRB); in board_init()
[all …]
/rk3399_rockchip-uboot/drivers/pcmcia/
H A Dmarubun_pcmcia.c47 outw( 0x0000 , MRSHPC_MODE ); in pcmcia_on()
51 outw(0x0674 ,MRSHPC_CPWCR); /* Card Vcc is 3.3v? */ in pcmcia_on()
53 outw(0x0678 ,MRSHPC_CPWCR); /* Card Vcc is 5V */ in pcmcia_on()
64 outw(0x8a84,MRSHPC_MW0CR1); /* window 0xb8400000 */ in pcmcia_on()
66 outw(0x0b00,MRSHPC_MW0CR2); /* common mode & bus width 16bit SWAP = 1 */ in pcmcia_on()
68 outw(0x0300,MRSHPC_MW0CR2); /* common mode & bus width 16bit SWAP = 0 */ in pcmcia_on()
71 outw(0x8a85,MRSHPC_MW1CR1); /* window 0xb8500000 */ in pcmcia_on()
73 outw(0x0a00,MRSHPC_MW1CR2); /* attribute mode & bus width 16bit SWAP = 1 */ in pcmcia_on()
75 outw(0x0200,MRSHPC_MW1CR2); /* attribute mode & bus width 16bit SWAP = 0 */ in pcmcia_on()
78 outw(0x8a86,MRSHPC_IOWCR1); /* I/O window 0xb8600000 */ in pcmcia_on()
[all …]
/rk3399_rockchip-uboot/board/renesas/ecovec/
H A Decovec.c39 outw(inw(PLCR) & ~0xFFF0, PLCR); in board_late_init()
40 outw(inw(PNCR) & ~0x000F, PNCR); in board_late_init()
41 outw(inw(PXCR) & ~0x0FC0, PXCR); in board_late_init()
42 outw((inw(PSELB) & ~0x030F) | 0x020A, PSELB); in board_late_init()
43 outw((inw(PSELC) & ~0x0307) | 0x0207, PSELC); in board_late_init()
44 outw((inw(PSELE) & ~0x00c0) | 0x0080, PSELE); in board_late_init()
69 outw((inw(PGCR) & ~0xFF) | 0x55, PGCR); in board_init()
70 outw((inw(HIZCRA) & ~0x02), HIZCRA); in board_init()
75 outw(inw(PFCR) & ~0x30, PFCR); in board_init()
76 outw(inw(PMCR) & ~0x0C, PMCR); in board_init()
[all …]
/rk3399_rockchip-uboot/board/renesas/r2dplus/
H A Dr2dplus.c43 outw(CFCTL_EN, FPGA_CFCTL); /* CF enable */ in ide_set_reset()
44 outw(inw(FPGA_CFPOW)|CFPOW_ON, FPGA_CFPOW); /* Power OM */ in ide_set_reset()
45 outw(CFCDINTCLR_EN, FPGA_CFCDINTCLR); /* Int clear */ in ide_set_reset()
/rk3399_rockchip-uboot/arch/microblaze/include/asm/
H A Dio.h45 #define outw(x, addr) ((void) writew (x, addr)) macro
54 #define out_be16(addr,x ) outw (x,addr)
61 #define outw_p(val, port) outw((val), (port))
105 outw (*p++, port); in io_outsw()
/rk3399_rockchip-uboot/drivers/net/
H A Dpcnet.c98 outw(index, dev->iobase + PCNET_RAP); in pcnet_read_csr()
104 outw(index, dev->iobase + PCNET_RAP); in pcnet_write_csr()
105 outw(val, dev->iobase + PCNET_RDP); in pcnet_write_csr()
110 outw(index, dev->iobase + PCNET_RAP); in pcnet_read_bcr()
116 outw(index, dev->iobase + PCNET_RAP); in pcnet_write_bcr()
117 outw(val, dev->iobase + PCNET_BDP); in pcnet_write_bcr()
127 outw(88, dev->iobase + PCNET_RAP); in pcnet_check()
H A Drtl8139.c407 outw(0, ioaddr + IntrMask); in rtl_reset()
439 outw(status & (TxOK | TxErr | PCIErr), ioaddr + IntrStatus); in rtl_transmit()
481 outw(status & ~(RxFIFOOver | RxOverflow | RxOK), ioaddr + IntrStatus); in rtl_poll()
517 outw(cur_rx - 16, ioaddr + RxBufPtr); in rtl_poll()
521 outw(status & (RxFIFOOver | RxOverflow | RxOK), ioaddr + IntrStatus); in rtl_poll()
/rk3399_rockchip-uboot/board/ms7720se/
H A Dms7720se.c35 outw(value & 0xFF, LED_BASE); in led_set_state()
/rk3399_rockchip-uboot/board/ms7722se/
H A Dms7722se.c29 outw(inw(PXCR) & ~0xf000, PXCR); in board_init()
/rk3399_rockchip-uboot/arch/xtensa/include/asm/
H A Dio.h63 #define outw(val, port) writew((val), (u16 *)((unsigned long)(port))) macro
70 #define outw_p(val, port) outw((val), (port))
/rk3399_rockchip-uboot/cmd/
H A Dio.c65 outw((u16) val, addr); in do_io_iow()
/rk3399_rockchip-uboot/arch/x86/cpu/
H A Dpci.c50 outw(value, PCI_REG_DATA + (offset & 2)); in pci_x86_write_config()
/rk3399_rockchip-uboot/arch/sh/include/asm/
H A Dio.h85 #define outw(v, p) __raw_writew(cpu_to_le16(v), p) macro
101 #define outw_p(val, port) outw((val), (port))
116 #define out_le16(port, val) outw(val, port)
/rk3399_rockchip-uboot/arch/nios2/include/asm/
H A Dio.h79 #define outw(val, addr) writew(val,addr) macro
107 while (count--) outw (*p++, port); in outsw()
/rk3399_rockchip-uboot/include/
H A Dusbdevice.h62 #ifndef outw
63 #define outw(val,p) (*(volatile u16*)(p) = (val)) macro
101 outw( *(__b2 + __i), r); \
/rk3399_rockchip-uboot/arch/sandbox/lib/
H A Dpci_io.c130 void outw(unsigned int value, unsigned int addr) in outw() function
/rk3399_rockchip-uboot/arch/x86/cpu/qemu/
H A Dqemu.c40 outw(cpu_to_le16(entry), FW_CONTROL_PORT); in qemu_x86_fwcfg_read_entry_pio()
/rk3399_rockchip-uboot/drivers/bios_emulator/include/
H A Dx86emu.h94 void (X86APIP outw) (X86EMU_pioAddr addr, u16 val);
/rk3399_rockchip-uboot/arch/m68k/include/asm/
H A Dio.h58 #define outw(val, port) out_be16((u16 *)((port)+_IO_BASE), (val)) macro
63 #define outw(val, port) out_le16((u16 *)((port)+_IO_BASE), (val)) macro
/rk3399_rockchip-uboot/drivers/bios_emulator/
H A Dbiosemui.h135 #define PM_outpw(port,val) outw(val,port+VIDEO_IO_OFFSET)
/rk3399_rockchip-uboot/drivers/bios_emulator/x86emu/
H A Dsys.c272 sys_outw = funcs->outw; in X86EMU_setupPioFuncs()
/rk3399_rockchip-uboot/arch/powerpc/include/asm/
H A Dio.h54 #define outw(val, port) out_be16((u16 *)((port)+_IO_BASE), (val)) macro
59 #define outw(val, port) out_le16((u16 *)((port)+_IO_BASE), (val)) macro
/rk3399_rockchip-uboot/arch/sandbox/include/asm/
H A Dio.h56 void outw(unsigned int value, unsigned int addr);
/rk3399_rockchip-uboot/arch/nds32/include/asm/
H A Dio.h253 #define outw(v, p) __raw_writew(cpu_to_le16(v), __io(p)) macro
333 #define outw_p(val, port) outw((val), (port))
/rk3399_rockchip-uboot/arch/arm/include/asm/
H A Dio.h228 #define outw(v,p) __raw_writew(cpu_to_le16(v),__io(p)) macro
245 #define outw_p(val,port) outw((val),(port))

12