Home
last modified time | relevance | path

Searched refs:cpld (Results 1 – 25 of 27) sorted by relevance

12

/rk3399_rockchip-uboot/board/freescale/p2041rdb/
H A Dcpld.h46 #define cpld ((cpld_data_t *)CPLD_BASE) macro
49 #define CPLD_SW(x) (cpld->sw[(x) - 2])
H A DMakefile10 obj-y += cpld.o
H A DREADME93 cpld reset - hard reset to default bank
94 cpld reset altbank - reset to alternate bank
95 cpld lane_mux <lane> <mux_value> - set multiplexed lane pin
/rk3399_rockchip-uboot/board/renesas/ap325rxa/
H A DMakefile11 obj-y := ap325rxa.o cpld-ap325rxa.o
/rk3399_rockchip-uboot/board/renesas/ulcb/
H A DMakefile9 obj-y := ulcb.o cpld.o ../rcar-common/common.o
H A Dcpld.c156 cpld, 4, 1, do_cpld,
/rk3399_rockchip-uboot/board/renesas/stout/
H A DMakefile11 obj-y := stout.o cpld.o qos.o ../rcar-common/common.o
H A Dcpld.c158 cpld, 4, 1, do_cpld,
/rk3399_rockchip-uboot/board/freescale/ls1046ardb/
H A DMakefile11 obj-y += cpld.o
H A Dcpld.c159 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
/rk3399_rockchip-uboot/board/freescale/ls1043ardb/
H A DMakefile11 obj-y += cpld.o
H A Dcpld.c165 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
/rk3399_rockchip-uboot/board/LaCie/net2big_v2/
H A DMakefile14 obj-y += ../common/cpld-gpio-bus.o
/rk3399_rockchip-uboot/board/freescale/t208xrdb/
H A DMakefile10 obj-$(CONFIG_TARGET_T2080RDB) += t208xrdb.o eth_t208xrdb.o cpld.o
H A Dcpld.c67 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
H A DREADME158 via software: run command 'cpld reset altbank' in U-Boot.
162 via software: run command 'cpld reset' in U-Boot.
/rk3399_rockchip-uboot/arch/arm/dts/
H A Dfsl-ls1043a-rdb.dts91 cpld: board-control@2,0 { label
92 compatible = "fsl,ls1043ardb-cpld";
/rk3399_rockchip-uboot/board/freescale/t102xrdb/
H A DMakefile11 obj-$(CONFIG_TARGET_T1024RDB) += cpld.o
H A Dcpld.c98 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
/rk3399_rockchip-uboot/board/freescale/t104xrdb/
H A DMakefile11 obj-y += cpld.o
H A Dcpld.c109 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
/rk3399_rockchip-uboot/board/freescale/t4rdb/
H A DMakefile12 obj-y += cpld.o
H A Dcpld.c122 cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
/rk3399_rockchip-uboot/board/freescale/c29xpcie/
H A DMakefile20 obj-y += cpld.o
/rk3399_rockchip-uboot/arch/m68k/cpu/mcf5445x/
H A Dspeed.c142 u8 *cpld = (u8 *)(CONFIG_SYS_CS2_BASE + 3); in setup_5445x_clocks() local
164 bootmode = (in_8(cpld) & 0x03); in setup_5445x_clocks()

12