Home
last modified time | relevance | path

Searched refs:_x (Results 1 – 10 of 10) sorted by relevance

/rk3399_rockchip-uboot/include/
H A Dedid.h51 #define GET_BIT(_x, _pos) \ argument
52 (((_x) >> (_pos)) & 1)
53 #define GET_BITS(_x, _pos_msb, _pos_lsb) \ argument
54 (((_x) >> (_pos_lsb)) & ((1 << ((_pos_msb) - (_pos_lsb) + 1)) - 1))
201 #define EDID_DETAILED_TIMING_PIXEL_CLOCK(_x) \ argument
202 (((((uint32_t)(_x).pixel_clock[1]) << 8) + \
203 (_x).pixel_clock[0]) * 10000)
207 #define EDID_DETAILED_TIMING_HORIZONTAL_ACTIVE(_x) \ argument
208 ((GET_BITS((_x).horizontal_active_blanking_hi, 7, 4) << 8) + \
209 (_x).horizontal_active)
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-s5pc1xx/include/mach/
H A Dmmc.h24 #define SDHCI_CTRL2_FLTCLKSEL(_x) ((_x) << 24) argument
28 #define SDHCI_CTRL2_LVLDAT(_x) ((_x) << 16) argument
36 #define SDHCI_CTRL2_DFCNT_MASK(_x) ((_x) << 9) argument
42 #define SDHCI_CTRL2_SELBASECLK_MASK(_x) ((_x) << 4) argument
53 #define SDHCI_CTRL4_DRIVE_MASK(_x) ((_x) << 16) argument
/rk3399_rockchip-uboot/arch/arm/mach-exynos/include/mach/
H A Dmmc.h24 #define SDHCI_CTRL2_FLTCLKSEL(_x) ((_x) << 24) argument
28 #define SDHCI_CTRL2_LVLDAT(_x) ((_x) << 16) argument
36 #define SDHCI_CTRL2_DFCNT_MASK(_x) ((_x) << 9) argument
42 #define SDHCI_CTRL2_SELBASECLK_MASK(_x) ((_x) << 4) argument
53 #define SDHCI_CTRL4_DRIVE_MASK(_x) ((_x) << 16) argument
H A Dxhci-exynos.h14 #define LINKSYSTEM_FLADJ(_x) ((_x) << 1) argument
22 #define PHYCLKRST_SSC_REFCLKSEL(_x) ((_x) << 23) argument
25 #define PHYCLKRST_SSC_RANGE(_x) ((_x) << 21) argument
39 #define PHYCLKRST_FSEL(_x) ((_x) << 5) argument
/rk3399_rockchip-uboot/drivers/net/
H A Dmvgbe.h129 #define MVGBE_DFLT_RXQ(_x) (_x << 1) argument
130 #define MVGBE_DFLT_RX_ARPQ(_x) (_x << 4) argument
142 #define MVGBE_DFLT_RX_TCPQ(_x) (_x << 16) argument
143 #define MVGBE_DFLT_RX_UDPQ(_x) (_x << 19) argument
144 #define MVGBE_DFLT_RX_BPDUQ(_x) (_x << 22) argument
H A Dsmc91111.h151 #define SMC_LEON_SWAP16(_x_) ({ word _x = (_x_); ((_x << 8) | (_x >> 8)); })
154 ({ dword _x = (_x_); \
155 ((_x << 24) | \
156 ((0x0000FF00UL & _x) << 8) | \
157 ((0x00FF0000UL & _x) >> 8) | \
158 (_x >> 24)); })
/rk3399_rockchip-uboot/board/imgtec/malta/
H A Dlowlevel_init.S19 #define CPU_TO_GT32(_x) ((_x)) argument
21 #define CPU_TO_GT32(_x) ( \ argument
22 (((_x) & 0xff) << 24) | (((_x) & 0xff00) << 8) | \
23 (((_x) & 0xff0000) >> 8) | (((_x) & 0xff000000) >> 24))
/rk3399_rockchip-uboot/arch/arm/mach-kirkwood/include/mach/
H A Dcpu.h19 #define KWGBE_PORT_SERIAL_CONTROL1_REG(_x) \ argument
20 ((_x ? KW_EGIGA1_BASE : KW_EGIGA0_BASE) + 0x44c)
/rk3399_rockchip-uboot/arch/arm/mach-orion5x/include/mach/
H A Dcpu.h22 #define ORION5XGBE_PORT_SERIAL_CONTROL1_REG(_x) \ argument
23 ((_x ? ORION5X_EGIGA0_BASE : ORION5X_EGIGA1_BASE) + 0x44c)
/rk3399_rockchip-uboot/drivers/usb/musb-new/
H A Dmusb_core.h188 #define test_devctl_hst_mode(_x) \ argument
189 (musb_readb((_x)->mregs, MUSB_DEVCTL)&MUSB_DEVCTL_HM)