| /rk3399_rockchip-uboot/lib/ |
| H A D | sha1.c | 98 unsigned long temp, W[16], A, B, C, D, E; in sha1_process_one() local 133 E = ctx->state[4]; in sha1_process_one() 138 P (A, B, C, D, E, W[0]); in sha1_process_one() 139 P (E, A, B, C, D, W[1]); in sha1_process_one() 140 P (D, E, A, B, C, W[2]); in sha1_process_one() 141 P (C, D, E, A, B, W[3]); in sha1_process_one() 142 P (B, C, D, E, A, W[4]); in sha1_process_one() 143 P (A, B, C, D, E, W[5]); in sha1_process_one() 144 P (E, A, B, C, D, W[6]); in sha1_process_one() 145 P (D, E, A, B, C, W[7]); in sha1_process_one() [all …]
|
| H A D | sha256.c | 88 uint32_t A, B, C, D, E, F, G, H; in sha256_process_one() local 135 E = ctx->state[4]; in sha256_process_one() 140 P(A, B, C, D, E, F, G, H, W[0], 0x428A2F98); in sha256_process_one() 141 P(H, A, B, C, D, E, F, G, W[1], 0x71374491); in sha256_process_one() 142 P(G, H, A, B, C, D, E, F, W[2], 0xB5C0FBCF); in sha256_process_one() 143 P(F, G, H, A, B, C, D, E, W[3], 0xE9B5DBA5); in sha256_process_one() 144 P(E, F, G, H, A, B, C, D, W[4], 0x3956C25B); in sha256_process_one() 145 P(D, E, F, G, H, A, B, C, W[5], 0x59F111F1); in sha256_process_one() 146 P(C, D, E, F, G, H, A, B, W[6], 0x923F82A4); in sha256_process_one() 147 P(B, C, D, E, F, G, H, A, W[7], 0xAB1C5ED5); in sha256_process_one() [all …]
|
| H A D | sha512.c | 162 uint64_t A, B, C, D, E, F, G, H; in sha512_process() local 196 E = ctx->state[4]; in sha512_process() 203 P(A, B, C, D, E, F, G, H, W[i], K[i]); in sha512_process() 205 P(H, A, B, C, D, E, F, G, W[i], K[i]); in sha512_process() 207 P(G, H, A, B, C, D, E, F, W[i], K[i]); in sha512_process() 209 P(F, G, H, A, B, C, D, E, W[i], K[i]); in sha512_process() 211 P(E, F, G, H, A, B, C, D, W[i], K[i]); in sha512_process() 213 P(D, E, F, G, H, A, B, C, W[i], K[i]); in sha512_process() 215 P(C, D, E, F, G, H, A, B, W[i], K[i]); in sha512_process() 217 P(B, C, D, E, F, G, H, A, W[i], K[i]); in sha512_process() [all …]
|
| /rk3399_rockchip-uboot/tools/rockchip/ |
| H A D | sha.c | 61 register uint32_t A, B, C, D, E; in SHA1_Transform() local 68 E = ctx->state[4]; in SHA1_Transform() 70 #define SHA_F1(A, B, C, D, E, t) \ in SHA1_Transform() argument 71 E += ror27(A) + (W[t] = bswap_32(ctx->buf.w[t])) + (D ^ (B & (C ^ D))) + \ in SHA1_Transform() 76 SHA_F1(A, B, C, D, E, t + 0); in SHA1_Transform() 77 SHA_F1(E, A, B, C, D, t + 1); in SHA1_Transform() 78 SHA_F1(D, E, A, B, C, t + 2); in SHA1_Transform() 79 SHA_F1(C, D, E, A, B, t + 3); in SHA1_Transform() 80 SHA_F1(B, C, D, E, A, t + 4); in SHA1_Transform() 82 SHA_F1(A, B, C, D, E, t + 0); /* 16th one, t == 15 */ in SHA1_Transform() [all …]
|
| H A D | resource_tool.c | 64 unsigned long temp, W[16], A, B, C, D, E; in sha1_process() local 99 E = ctx->state[4]; in sha1_process() 104 P (A, B, C, D, E, W[0]); in sha1_process() 105 P (E, A, B, C, D, W[1]); in sha1_process() 106 P (D, E, A, B, C, W[2]); in sha1_process() 107 P (C, D, E, A, B, W[3]); in sha1_process() 108 P (B, C, D, E, A, W[4]); in sha1_process() 109 P (A, B, C, D, E, W[5]); in sha1_process() 110 P (E, A, B, C, D, W[6]); in sha1_process() 111 P (D, E, A, B, C, W[7]); in sha1_process() [all …]
|
| /rk3399_rockchip-uboot/arch/x86/include/asm/arch-quark/acpi/ |
| H A D | irqroute.h | 10 PCI_DEV_PIRQ_ROUTE(QUARK_DEV_20, E, F, G, H), \ 11 PCI_DEV_PIRQ_ROUTE(QUARK_DEV_21, E, F, G, H), \
|
| /rk3399_rockchip-uboot/board/nvidia/p2571/ |
| H A D | p2571.c | 61 gpio_request(TEGRA_GPIO(E, 4), "FAN_VDD"); in start_cpu_fan() 62 gpio_direction_output(TEGRA_GPIO(E, 4), 1); in start_cpu_fan()
|
| /rk3399_rockchip-uboot/arch/x86/include/asm/fsp/ |
| H A D | fsp_types.h | 68 #define SIGNATURE_64(A, B, C, D, E, F, G, H) \ argument 69 (SIGNATURE_32(A, B, C, D) | ((u64)(SIGNATURE_32(E, F, G, H)) << 32))
|
| /rk3399_rockchip-uboot/scripts/coccinelle/net/ |
| H A D | mdio_register.cocci | 54 expression E; 72 - return E; 73 + int retval = E;
|
| /rk3399_rockchip-uboot/board/freescale/mpc8349itx/ |
| H A D | README | 15 E) No Vitesse 7385 5-port Ethernet switch 29 E BOOT1 ON (0) Flash EEPROM boot device 34 Jumper J22.E is only for the ITX, and it decides the configuration 35 of the flash chips. If J22.E is ON (i.e. jumpered), then flash chip 37 If J22.E is OFF, then U7 is at FE000000 and U4 is at FE800000. 39 For U-Boot development, J22.E can be used to switch back-and-forth 60 On the ITX, jumper J22.E is used to determine which flash chips are 61 at which address. When J22.E is switched, addresses from FE000000
|
| /rk3399_rockchip-uboot/arch/arm/dts/ |
| H A D | rv1108-evb.dts | 120 39 00 05 B0 0F 0F 1E 14 128 15 00 02 B5 1E 141 …39 00 24 E2 00 AD C6 E4 FD 55 11 2A 3B 49 55 54 6B 7C 8F 55 A1 AF C3 D1 55 E2 EA F3 FC AA 04 0E 15… 142 …39 00 24 E3 55 05 1E 37 4B 55 5A 64 72 7F 55 8B A3 B8 D1 A5 E4 F6 0E 23 AA 39 42 4F 59 AA 64 70 7A…
|
| H A D | sun8i-h3-orangepi-plus2e.dts | 44 * The Orange Pi Plus 2E is an extended version of the Orange Pi PC Plus, 51 model = "Xunlong Orange Pi Plus 2E"; 68 /* The Orange Pi Plus 2E uses an external gbit phy */
|
| H A D | stm32mp157-pinctrl.dtsi | 174 <STM32_PINMUX('E', 2, AF11)>, /* ETH_RGMII_TXD3 */ 200 <STM32_PINMUX('E', 2, ANALOG)>, /* ETH_RGMII_TXD3 */ 346 <STM32_PINMUX('E', 4, AF8)>; /* SDMMC1_CKIN */ 358 <STM32_PINMUX('E', 3, AF9)>, /* SDMMC2_CK */ 370 <STM32_PINMUX('E', 5, AF9)>, /* SDMMC2_D6 */
|
| H A D | hi3798cv200-poplar.dts | 81 gpio-line-names = "LS-GPIO-E", "",
|
| /rk3399_rockchip-uboot/examples/standalone/ |
| H A D | README.smc91111_eeprom | 145 SMC91111> W E 20 3412 148 SMC91111> W E 21 7856 151 SMC91111> W E 22 BC9A 217 SMC91111> W E 2A ABCD
|
| /rk3399_rockchip-uboot/doc/ |
| H A D | README.lynxkdi | 55 variable. E.g.:
|
| /rk3399_rockchip-uboot/drivers/usb/cdns3/ |
| H A D | Kconfig | 57 platforms that contain Cadence USB3 controller core. E.g.: J721e.
|
| /rk3399_rockchip-uboot/board/samsung/smdkc100/ |
| H A D | lowlevel_init.S | 105 ldr r1, =0x1111 @ A, M, E, HPLL Muxing
|
| /rk3399_rockchip-uboot/lib/rsa/ |
| H A D | Kconfig | 44 hex "Define the RSA E size"
|
| /rk3399_rockchip-uboot/doc/device-tree-bindings/input/ |
| H A D | cros-ec-keyb.txt | 66 /* E R W I */
|
| /rk3399_rockchip-uboot/board/freescale/mpc837xerdb/ |
| H A D | README | 15 E) 1 Gigabit Ethernet
|
| /rk3399_rockchip-uboot/board/samsung/goni/ |
| H A D | lowlevel_init.S | 285 ldr r1, =0x00001111 @ A, M, E, HPLL Muxing 334 ldr r1, =0x10001111 @ A, M, E, VPLL Muxing
|
| /rk3399_rockchip-uboot/board/tqc/tqma6/ |
| H A D | tqma6dl.cfg | 32 /* TQMa6DL DDR config Rev. 0100E */
|
| /rk3399_rockchip-uboot/scripts/kconfig/ |
| H A D | zconf.hash.c_shipped | 2 /* Command-line: gperf -t --output-file scripts/kconfig/zconf.hash.c_shipped -a -C -E -g -k '1,3,$'… 12 && ('B' == 66) && ('C' == 67) && ('D' == 68) && ('E' == 69) \
|
| /rk3399_rockchip-uboot/board/bosch/shc/ |
| H A D | README | 88 <ethaddr> not set. Validating first E-fuse MAC
|