Home
last modified time | relevance | path

Searched refs:A0 (Results 1 – 13 of 13) sorted by relevance

/rk3399_rockchip-uboot/drivers/ddr/marvell/axp/
H A Dddr3_axp_vars.h17 {"db_800-400", 0xA, 0x5, 0x0, A0, ddr3_A0_db_400, NULL},
18 {"db_1200-300", 0x2, 0xC, 0x0, A0, ddr3_A0_db_400, NULL},
19 {"db_1200-600", 0x2, 0x5, 0x0, A0, NULL, NULL},
20 {"db_1333-667", 0x3, 0x5, 0x0, A0, ddr3_A0_db_667, ddr3_db_rev2_667},
21 {"db_1600-800", 0xB, 0x5, 0x0, A0, ddr3_A0_db_667, ddr3_db_rev2_800},
H A Dddr3_hw_training.h302 A0, enumerator
H A Dddr3_init.c857 chip_board_rev = A0; in ddr3_get_static_ddr_mode()
/rk3399_rockchip-uboot/board/maxbcm/
H A Dmaxbcm.c79 {"maxbcm_1600-800", 0xB, 0x5, 0x0, A0, ddr3_b0_maxbcm, NULL},
/rk3399_rockchip-uboot/board/Synology/ds414/
H A Dds414.c101 {"ds414_1333-667", 0x3, 0x5, 0x0, A0, syno_ddr3_b0_667_1g_v1, NULL},
/rk3399_rockchip-uboot/board/theadorable/
H A Dtheadorable.c97 {"theadorable_1333-667", 0x3, 0x5, 0x0, A0, ddr3_theadorable, NULL},
/rk3399_rockchip-uboot/lib/lzma/
H A DLzmaDec.c25 #define GET_BIT2(p, i, A0, A1) IF_BIT_0(p) \ argument
26 { UPDATE_0(p); i = (i + i); A0; } else \
55 #define GET_BIT2_CHECK(p, i, A0, A1) IF_BIT_0_CHECK(p) \ argument
56 { UPDATE_0_CHECK; i = (i + i); A0; } else \
/rk3399_rockchip-uboot/arch/arm/mach-rmobile/
H A Dpfc-r8a7795.c2436 GPIO_GFN(A0),
2632 GPIO_IFN(A0),
H A Dpfc-r8a7796.c2542 GPIO_GFN(A0),
2737 GPIO_IFN(A0),
H A Dpfc-r8a7792.c738 GPIO_FN(A0), GPIO_FN(A1), GPIO_FN(A2), GPIO_FN(A3),
H A Dpfc-r8a7740.c2023 GPIO_FN(A0), GPIO_FN(A1), GPIO_FN(A2), GPIO_FN(A3),
H A Dpfc-sh73a0.c1655 GPIO_FN(A0), \
/rk3399_rockchip-uboot/arch/arm/dts/
H A Dsama5d4.dtsi1921 … atmel,pins = <AT91_PIOE 0 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* conflicts with A0/NBS0, MCI0_CDB */