Searched refs:vectors (Results 1 – 17 of 17) sorted by relevance
| /rk3399_ARM-atf/include/lib/el3_runtime/ |
| H A D | simd_ctx.h | 56 uint8_t vectors[32][SIMD_VECTOR_LEN_BYTES]; member 72 CASSERT(CTX_SIMD_VECTORS == __builtin_offsetof(simd_regs_t, vectors),
|
| /rk3399_ARM-atf/bl32/tsp/ |
| H A D | tsp.ld.S | 35 *(.vectors) 68 *(.vectors)
|
| /rk3399_ARM-atf/bl2u/ |
| H A D | bl2u.ld.S | 37 *(.vectors) 77 *(.vectors)
|
| /rk3399_ARM-atf/bl2/ |
| H A D | bl2.ld.S | 36 *(.vectors) 78 *(.vectors)
|
| H A D | bl2_el3.ld.S | 70 *(.vectors) 111 *(.vectors)
|
| /rk3399_ARM-atf/bl32/sp_min/ |
| H A D | sp_min.ld.S | 40 *(.vectors) 89 *(.vectors)
|
| /rk3399_ARM-atf/bl1/ |
| H A D | bl1.ld.S | 46 *(.vectors) 97 *(.vectors)
|
| /rk3399_ARM-atf/bl31/ |
| H A D | bl31.ld.S | 54 *(.vectors) 99 *(.vectors)
|
| /rk3399_ARM-atf/include/arch/aarch64/ |
| H A D | asm_macros.S | 107 .macro vector_base label, section_name=.vectors 120 .macro vector_entry label, section_name=.vectors
|
| /rk3399_ARM-atf/plat/nvidia/tegra/scat/ |
| H A D | bl31.scat | 30 *(.vectors) 102 * Exception vectors of the SPM shim layer. They must be aligned to a 2K
|
| /rk3399_ARM-atf/docs/components/spd/ |
| H A D | optee-dispatcher.rst | 21 kernel finishes loading and before any attack vectors can be opened up by
|
| /rk3399_ARM-atf/include/arch/aarch32/ |
| H A D | asm_macros.S | 67 .section .vectors, "ax"
|
| /rk3399_ARM-atf/docs/about/ |
| H A D | features.rst | 14 - Initialization of the secure world, for example exception vectors, control
|
| /rk3399_ARM-atf/docs/design/ |
| H A D | reset-design.rst | 117 SRAM and all CPU reset vectors be changed from the default ``0x0`` to this run
|
| H A D | interrupt-framework-design.rst | 531 triggered at one of the Secure-EL1 FIQ exception vectors. The Secure-EL1 558 triggered at one of the Secure-EL1 IRQ exception vectors . The Secure-EL1 620 The EL3 runtime firmware populates the IRQ and FIQ exception vectors referenced 923 non-secure and Secure-EL1 interrupts at the IRQ and FIQ vectors in its exception
|
| H A D | firmware-design.rst | 177 - Exception vectors 179 BL1 sets up simple exception vectors for both synchronous and asynchronous 504 It then replaces the exception vectors populated by BL1 with its own. BL31 505 exception vectors implement more elaborate support for handling SMCs since this 1177 For ARM architecture, exception vectors are stored in a table, called the exception 2442 | Exception vectors | 2452 The 2KB alignment for the exception vectors is an architectural 2477 code and exception vectors are now contiguous, like so: 2491 | Exception vectors |
|
| /rk3399_ARM-atf/docs/ |
| H A D | change-log.md | 10807 - allwinner: Adjust SRAM A2 base to include the ARISC vectors, clean up MMU 12942 - Removed the separate `early_exception` vectors from BL3-1 (2KB code size
|