Home
last modified time | relevance | path

Searched refs:SPM_SRC_REQ (Results 1 – 19 of 19) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_conservation.c69 mmio_read_32(SPM_SRC_REQ), mmio_read_32(PWR_STATUS), in go_to_spm_before_wfi()
H A Dmt_spm_internal.c107 mmio_write_32(SPM_SRC_REQ, in __spm_src_req_update()
134 mmio_write_32(SPM_SRC_REQ, in __spm_set_power_control()
363 wakesta->src_req = mmio_read_32(SPM_SRC_REQ); in __spm_get_wakeup_status()
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_conservation.c62 mmio_read_32(SPM_SRC_REQ), mmio_read_32(PWR_STATUS), in go_to_spm_before_wfi()
H A Dmt_spm_internal.c161 mmio_write_32(SPM_SRC_REQ, in __spm_src_req_update()
190 mmio_write_32(SPM_SRC_REQ, in __spm_set_power_control()
413 wakesta->src_req = mmio_read_32(SPM_SRC_REQ); in __spm_get_wakeup_status()
H A Dmt_spm_reg.h52 #define SPM_SRC_REQ (SPM_BASE + 0x080) macro
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_conservation.c64 mmio_read_32(SPM_SRC_REQ), mmio_read_32(PWR_STATUS), in go_to_spm_before_wfi()
H A Dmt_spm_internal.c154 mmio_write_32(SPM_SRC_REQ, in __spm_src_req_update()
191 mmio_write_32(SPM_SRC_REQ, in __spm_set_power_control()
451 wakesta->src_req = mmio_read_32(SPM_SRC_REQ); in __spm_get_wakeup_status()
H A Dmt_spm_reg.h53 #define SPM_SRC_REQ (SPM_BASE + 0x0B8) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_conservation.c68 mmio_read_32(SPM_SRC_REQ), mmio_read_32(PWR_STATUS), in go_to_spm_before_wfi()
H A Dmt_spm_internal.c158 mmio_write_32(SPM_SRC_REQ, in __spm_src_req_update()
221 mmio_write_32(SPM_SRC_REQ, in __spm_set_power_control()
485 wakesta->src_req = mmio_read_32(SPM_SRC_REQ); in __spm_get_wakeup_status()
H A Dmt_spm_reg.h45 #define SPM_SRC_REQ (SPM_BASE + 0x0B8) macro
/rk3399_ARM-atf/plat/mediatek/mt8183/drivers/spm/
H A Dspm_suspend.c184 mmio_read_32(SPM_SRC_REQ)); in go_to_sleep_before_wfi()
H A Dspm.c129 mmio_write_32(SPM_SRC_REQ, in spm_set_power_control()
H A Dspm.h59 #define SPM_SRC_REQ (SPM_BASE + 0x0B8) macro
/rk3399_ARM-atf/plat/mediatek/mt8188/include/
H A Dspm_reg.h42 #define SPM_SRC_REQ (SPM_BASE + 0x080) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_internal.c186 mmio_write_32(SPM_SRC_REQ, in __spm_set_power_control()
H A Dmt_spm_reg.h313 #define SPM_SRC_REQ (SPM_BASE + 0x818) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm_internal.c69 mmio_write_32(SPM_SRC_REQ, in __spm_set_power_control()
H A Dmt_spm_reg.h332 #define SPM_SRC_REQ (SPM_BASE + 0x0818) macro