Home
last modified time | relevance | path

Searched refs:SOCFPGA_F2SDRAMMGR (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/common/soc/
H A Dsocfpga_reset_manager.c328 mmio_clrbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_reset()
332 mmio_setbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_reset()
340 idle_status = mmio_read_32(SOCFPGA_F2SDRAMMGR( in socfpga_bridges_reset()
343 idle_status = mmio_read_32(SOCFPGA_F2SDRAMMGR( in socfpga_bridges_reset()
361 mmio_setbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTCLR0), in socfpga_bridges_reset()
368 mmio_clrbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_reset()
371 ret = poll_idle_status(SOCFPGA_F2SDRAMMGR( in socfpga_bridges_reset()
378 mmio_clrbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_reset()
382 mmio_setbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_reset()
815 mmio_setbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTCLR0), in socfpga_bridges_enable()
[all …]
/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_f2sdram_manager.h45 #define SOCFPGA_F2SDRAMMGR(_reg) (SOCFPGA_F2SDRAMMGR_REG_BASE \ macro