Home
last modified time | relevance | path

Searched refs:sec_attr (Results 1 – 4 of 4) sorted by relevance

/optee_os/core/arch/arm/plat-stm32mp1/
H A Dplat_tzc400.c153 .sec_attr = TZC_REGION_S_NONE, in stm32mp_tzc_region0()
158 region_cfg_0.sec_attr = TZC_REGION_S_RDWR; in stm32mp_tzc_region0()
248 .sec_attr = TZC_REGION_S_RDWR, in stm32mp_tzc_cfg_boot_region()
255 .sec_attr = TZC_REGION_S_NONE, in stm32mp_tzc_cfg_boot_region()
345 region_cfg.sec_attr = TZC_REGION_S_NONE; in add_node_memory_regions()
348 region_cfg.sec_attr = TZC_REGION_S_RD; in add_node_memory_regions()
351 region_cfg.sec_attr = TZC_REGION_S_WR; in add_node_memory_regions()
354 region_cfg.sec_attr = TZC_REGION_S_RDWR; in add_node_memory_regions()
362 region_cfg.base, region_cfg.top, region_cfg.sec_attr, in add_node_memory_regions()
388 region->region.sec_attr, in add_carved_out_nsec()
[all …]
/optee_os/core/drivers/
H A Dtzc400.c284 assert(cfg->sec_attr <= TZC_REGION_S_RDWR); in tzc_configure_region()
299 (cfg->sec_attr << REG_ATTR_SEC_SHIFT) | in tzc_configure_region()
324 cfg->sec_attr = val32 >> REG_ATTR_SEC_SHIFT; in tzc_get_region_config()
/optee_os/core/include/drivers/
H A Dtzc400.h228 enum tzc_region_attributes sec_attr; member
/optee_os/core/arch/arm/plat-sam/
H A Dplatform_sama7g5.c891 cfg.sec_attr = TZC_REGION_S_RDWR; in tzc400_init()