Home
last modified time | relevance | path

Searched refs:NO_DIV (Results 1 – 5 of 5) sorted by relevance

/optee_os/core/drivers/clk/
H A Dclk-stm32-core.h113 #define NO_DIV INT32_MAX macro
H A Dclk-stm32-core.c464 if (cfg->div_id == NO_DIV) in clk_stm32_composite_get_rate()
475 if (cfg->div_id == NO_DIV) in clk_stm32_composite_set_rate()
H A Dclk-stm32mp25.c2815 0, GATE_RTCCK, NO_DIV, MUX_RTC);
2825 GATE_MCO1, NO_DIV, MUX_MCO1);
2827 GATE_MCO2, NO_DIV, MUX_MCO2);
3029 0, GATE_ADC12, NO_DIV, MUX_ADC12);
3033 0, GATE_ADC3, NO_DIV, MUX_ADC3);
3037 0, GATE_USB2PHY1, NO_DIV, MUX_USB2PHY1);
3041 0, GATE_USB2PHY2, NO_DIV, MUX_USB2PHY2);
3045 0, GATE_USB3PCIEPHY, NO_DIV, MUX_USB3PCIEPHY);
3048 0, GATE_DSI, NO_DIV, MUX_DSIBLANE);
3051 0, GATE_DSI, NO_DIV, MUX_DSIPHY);
[all …]
H A Dclk-stm32mp21.c2814 0, GATE_RTCCK, NO_DIV, MUX_RTC);
2823 GATE_MCO1, NO_DIV, MUX_MCO1);
2825 GATE_MCO2, NO_DIV, MUX_MCO2);
2989 0, GATE_ADC1, NO_DIV, MUX_ADC1);
2993 0, GATE_ADC2, NO_DIV, MUX_ADC2);
2997 0, GATE_USB2PHY1, NO_DIV, MUX_USB2PHY1);
3001 0, GATE_USB2PHY2, NO_DIV, MUX_USB2PHY2);
3004 0, GATE_DTS, NO_DIV, MUX_DTS);
H A Dclk-stm32mp13.c1959 .div_id = (NO_DIV),\