Home
last modified time | relevance | path

Searched refs:pllcr (Results 1 – 10 of 10) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/m68k/cpu/mcf52x2/
H A Dspeed.c30 unsigned long pllcr; in get_clocks() local
37 pllcr = 0x925a3100; /* ~140MHz clock (PLL bypass = 0) */ in get_clocks()
39 pllcr = 0x135a4140; /* ~72MHz clock (PLL bypass = 0) */ in get_clocks()
44 pllcr = CONFIG_SYS_PLLCR; in get_clocks()
49 mbar2_writeLong(MCFSIM_PLLCR, pllcr); /* set the clock speed */ in get_clocks()
50 pllcr ^= 0x00000001; /* Set pll bypass to 1 */ in get_clocks()
51 mbar2_writeLong(MCFSIM_PLLCR, pllcr); /* Start locking (pll bypass = 1) */ in get_clocks()
/OK3568_Linux_fs/kernel/drivers/clk/h8300/
H A Dclk-h8s2678.c23 void __iomem *pllcr; member
32 int mul = 1 << (readb(pll_clock->pllcr) & 3); in pll_recalc_rate()
72 val = readb(pll_clock->pllcr); in pll_set_rate()
75 writeb(val, pll_clock->pllcr); in pll_set_rate()
112 pll_clock->pllcr = of_iomap(node, 1); in h8s2678_pll_clk_setup()
113 if (pll_clock->pllcr == NULL) { in h8s2678_pll_clk_setup()
137 iounmap(pll_clock->pllcr); in h8s2678_pll_clk_setup()
/OK3568_Linux_fs/u-boot/board/ti/ks2_evm/
H A Dddr3_k2g.c17 .pllcr = 0x000DC000ul,
68 .pllcr = 0x000DC000ul,
H A Dddr3_cfg.c16 .pllcr = 0x0001C000ul,
/OK3568_Linux_fs/u-boot/arch/arm/mach-keystone/include/mach/
H A Dddr3.h16 unsigned int pllcr; member
/OK3568_Linux_fs/u-boot/arch/m68k/include/asm/
H A Dimmap_5307.h29 u8 pllcr; member
/OK3568_Linux_fs/u-boot/arch/arm/mach-keystone/
H A Dddr3_spd.c22 debug_ddr_cfg("\npllcr 0x%08X\n", ptr->pllcr); in dump_phy_config()
305 spd_cb->phy_cfg.pllcr = (spd->freqsel & 3) << 18 | 0xE << 13; in init_ddr3param()
H A Dddr3.c33 __raw_writel(phy_cfg->pllcr, base + KS2_DDRPHY_PLLCR_OFFSET); in ddr3_init_ddrphy()
/OK3568_Linux_fs/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun9i.c742 setbits_le32(&mctl_phy->pllcr, 0x3 << 19); /* PLL frequency select */ in mctl_channel_init()
744 setbits_le32(&mctl_phy->pllcr, in mctl_channel_init()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h98 u32 pllcr; /* 0x20 PLL control register */ member