Home
last modified time | relevance | path

Searched refs:pic_width (Results 1 – 20 of 20) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dsc/
H A Ddc_dsc.c554 int pic_width; in setup_dsc_config() local
567 pic_width = timing->h_addressable + timing->h_border_left + timing->h_border_right; in setup_dsc_config()
573 if (dsc_sink_caps->branch_max_line_width && dsc_sink_caps->branch_max_line_width < pic_width) in setup_dsc_config()
658 if (pic_width % max_slices_h == 0) in setup_dsc_config()
668 min_slices_h = pic_width / dsc_common_caps.max_slice_width; in setup_dsc_config()
669 if (pic_width % dsc_common_caps.max_slice_width) in setup_dsc_config()
682 if (pic_width % min_slices_h != 0) in setup_dsc_config()
715 slice_width = pic_width / num_slices_h; in setup_dsc_config()
H A Drc_calc_dpi.c40 to->pic_width = from->pic_width; in copy_pps_fields()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_dsc.c173 if (dsc_cfg->pic_width > dsc20->max_image_width) in dsc2_validate_stream()
294 DC_LOG_DSC("\tpic_width %d", pps->pic_width); in dsc_log_pps()
342 ASSERT(dsc_cfg->pic_width); in dsc_prepare_config()
353 !dsc_cfg->pic_width || !dsc_cfg->pic_height || in dsc_prepare_config()
371 dsc_reg_vals->pps.pic_width = dsc_cfg->pic_width; in dsc_prepare_config()
381 dsc_reg_vals->pps.slice_width = dsc_cfg->pic_width / dsc_cfg->dc_dsc_cfg.num_slices_h; in dsc_prepare_config()
501 reg_vals->pps.pic_width = 0; in dsc_init_reg_values()
559 PIC_WIDTH, reg_vals->pps.pic_width, in dsc_write_to_registers()
601 PIC_WIDTH, reg_vals->pps.pic_width, in dsc_write_to_registers()
H A Ddcn20_resource.c2496 dsc_cfg.pic_width = (stream->timing.h_addressable + stream->timing.h_border_left
/OK3568_Linux_fs/u-boot/include/drm/
H A Ddrm_dsc.h111 u16 pic_width; member
348 __be16 pic_width; member
/OK3568_Linux_fs/kernel/include/drm/
H A Ddrm_dsc.h110 u16 pic_width; member
347 __be16 pic_width; member
/OK3568_Linux_fs/u-boot/drivers/video/drm/
H A Ddrm_dsc.c110 pps_payload->pic_width = cpu_to_be16(dsc_cfg->pic_width); in drm_dsc_pps_payload_pack()
H A Drockchip_dw_hdmi_qp.c92 u32 pic_width; member
700 u16 pic_width, u16 pic_height, in dw_hdmi_qp_set_link_cfg() argument
707 if (pic_width == pps_datas[i].pic_width && in dw_hdmi_qp_set_link_cfg()
723 (pic_width / slice_width); in dw_hdmi_qp_set_link_cfg()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/
H A Ddrm_dsc.c116 pps_payload->pic_width = cpu_to_be16(dsc_cfg->pic_width); in drm_dsc_pps_payload_pack()
/OK3568_Linux_fs/external/mpp/mpp/hal/rkenc/h265e/
H A Dhal_h265e_vepu541.c1019 mb_wd64 = (syn->pp.pic_width + 63) / 64; in vepu541_h265_set_rc_regs()
1269 RK_S32 pic_wd64 = MPP_ALIGN(syn->pp.pic_width, 64) >> 6; in vepu541_h265_set_me_regs()
1278 if (syn->pp.pic_width < merangx + 60 || syn->pp.pic_width <= 352) { in vepu541_h265_set_me_regs()
1279 if (merangx > syn->pp.pic_width ) { in vepu541_h265_set_me_regs()
1280 merangx = syn->pp.pic_width; in vepu541_h265_set_me_regs()
1328 if (syn->pp.pic_width > 2688) { in vepu541_h265_set_me_regs()
1330 } else if (syn->pp.pic_width > 2048) { in vepu541_h265_set_me_regs()
1367 RK_S32 pic_wd64 = MPP_ALIGN(syn->pp.pic_width, 64) >> 6; in vepu540_h265_set_me_ram()
1560 pic_width_align8 = (syn->pp.pic_width + 7) & (~7); in hal_h265e_v541_gen_regs()
1562 pic_wd64 = (syn->pp.pic_width + 63) / 64; in hal_h265e_v541_gen_regs()
[all …]
H A Dhal_h265e_vepu580.c1821 mb_wd64 = (syn->pp.pic_width + 63) / 64; in vepu580_h265_set_rc_regs()
2204 RK_S32 pic_wd64 = MPP_ALIGN(syn->pp.pic_width, 64) >> 6; in vepu580_h265_set_me_regs()
2213 if (syn->pp.pic_width < merangx + 60 || syn->pp.pic_width <= 352) { in vepu580_h265_set_me_regs()
2214 if (merangx > syn->pp.pic_width ) { in vepu580_h265_set_me_regs()
2215 merangx = syn->pp.pic_width; in vepu580_h265_set_me_regs()
2268 if (syn->pp.pic_width > 2688) { in vepu580_h265_set_me_regs()
2270 } else if (syn->pp.pic_width > 2048) { in vepu580_h265_set_me_regs()
2531 pic_width_align8 = (syn->pp.pic_width + 7) & (~7); in hal_h265e_v580_gen_regs()
2533 pic_wd64 = (syn->pp.pic_width + 63) / 64; in hal_h265e_v580_gen_regs()
2580 reg_base->reg0197_src_fill.pic_wfill = (syn->pp.pic_width & 0x7) in hal_h265e_v580_gen_regs()
[all …]
H A Dhal_h265e_vepu540c.c736 RK_S32 mb_wd32 = (syn->pp.pic_width + 31) / 32; in vepu540c_h265_set_rc_regs()
1159 pic_width_align8 = (syn->pp.pic_width + 7) & (~7); in hal_h265e_v540c_gen_regs()
1161 pic_wd32 = (syn->pp.pic_width + 31) / 32; in hal_h265e_v540c_gen_regs()
1210 reg_base->reg0197_src_fill.pic_wfill = (syn->pp.pic_width & 0x7) in hal_h265e_v540c_gen_regs()
1211 ? (8 - (syn->pp.pic_width & 0x7)) : 0; in hal_h265e_v540c_gen_regs()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Ddsc.h38 uint32_t pic_width; member
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/display/
H A Dintel_vdsc.c388 vdsc_cfg->pic_width = pipe_config->hw.adjusted_mode.crtc_hdisplay; in intel_dsc_compute_params()
390 vdsc_cfg->slice_width = DIV_ROUND_UP(vdsc_cfg->pic_width, in intel_dsc_compute_params()
567 DSC_PIC_WIDTH(vdsc_cfg->pic_width / num_vdsc_instances); in intel_dsc_pps_configure()
796 DSC_SLICE_PER_LINE((vdsc_cfg->pic_width / num_vdsc_instances) / in intel_dsc_pps_configure()
H A Dicl_dsi.c1505 vdsc_cfg->pic_width % vdsc_cfg->slice_width); in gen11_dsi_dsc_compute_config()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_link_hwss.c448 …dsc_cfg.pic_width = (stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.… in dp_set_dsc_on_stream()
466 dsc_cfg.pic_width *= opp_cnt; in dp_set_dsc_on_stream()
554 …dsc_cfg.pic_width = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h… in dp_set_dsc_pps_sdp()
/OK3568_Linux_fs/external/mpp/mpp/common/
H A Dh265e_syntax_new.h28 RK_U16 pic_width; member
/OK3568_Linux_fs/kernel/drivers/gpu/drm/rockchip/
H A Ddw_hdmi-rockchip.c485 u32 pic_width; member
1116 u16 pic_width, u16 pic_height, in dw_hdmi_qp_set_link_cfg() argument
1123 if (pic_width == pps_datas[i].pic_width && in dw_hdmi_qp_set_link_cfg()
1139 (pic_width / slice_width); in dw_hdmi_qp_set_link_cfg()
/OK3568_Linux_fs/external/mpp/mpp/codec/enc/h265/
H A Dh265e_syntax.c33 pp->pic_width = h->cfg->prep.width; in fill_picture_parameters()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/
H A Di915_reg.h12069 #define DSC_PIC_WIDTH(pic_width) ((pic_width) << 16) argument