Searched refs:SOCFPGA_RESET (Results 1 – 7 of 7) sorted by relevance
| /OK3568_Linux_fs/u-boot/arch/arm/mach-socfpga/ |
| H A D | spl.c | 52 socfpga_per_reset(SOCFPGA_RESET(NAND), 0); in spl_boot_device() 56 socfpga_per_reset(SOCFPGA_RESET(SDMMC), 0); in spl_boot_device() 57 socfpga_per_reset(SOCFPGA_RESET(DMA), 0); in spl_boot_device() 61 socfpga_per_reset(SOCFPGA_RESET(QSPI), 0); in spl_boot_device() 132 socfpga_per_reset(SOCFPGA_RESET(SDR), 0); in board_init_f() 133 socfpga_per_reset(SOCFPGA_RESET(UART0), 0); in board_init_f() 134 socfpga_per_reset(SOCFPGA_RESET(OSC1TIMER0), 0); in board_init_f()
|
| H A D | misc_gen5.c | 53 reset = SOCFPGA_RESET(EMAC0); in dwmac_deassert_reset() 56 reset = SOCFPGA_RESET(EMAC1); in dwmac_deassert_reset() 105 socfpga_per_reset(SOCFPGA_RESET(EMAC0), 1); in socfpga_eth_reset() 106 socfpga_per_reset(SOCFPGA_RESET(EMAC1), 1); in socfpga_eth_reset() 284 socfpga_per_reset(SOCFPGA_RESET(SPIM0), 0); in arch_early_init_r() 285 socfpga_per_reset(SOCFPGA_RESET(SPIM1), 0); in arch_early_init_r() 289 socfpga_per_reset(SOCFPGA_RESET(NAND), 0); in arch_early_init_r()
|
| H A D | reset_manager_arria10.c | 38 socfpga_per_reset(SOCFPGA_RESET(UART1), assert); in socfpga_reset_uart() 40 socfpga_per_reset(SOCFPGA_RESET(UART0), assert); in socfpga_reset_uart() 300 const u32 l4wd0 = (1 << RSTMGR_RESET(SOCFPGA_RESET(L4WD0)) | in socfpga_per_reset_all() 301 (1 << RSTMGR_RESET(SOCFPGA_RESET(L4SYSTIMER0)))); in socfpga_per_reset_all()
|
| H A D | misc_arria10.c | 53 reset = SOCFPGA_RESET(EMAC0); in dwmac_deassert_reset() 55 reset = SOCFPGA_RESET(EMAC1); in dwmac_deassert_reset() 57 reset = SOCFPGA_RESET(EMAC2); in dwmac_deassert_reset()
|
| H A D | misc.c | 133 socfpga_per_reset(SOCFPGA_RESET(L4WD0), 1); in arch_cpu_init() 134 socfpga_per_reset(SOCFPGA_RESET(L4WD0), 0); in arch_cpu_init()
|
| H A D | reset_manager_gen5.c | 61 const u32 l4wd0 = 1 << RSTMGR_RESET(SOCFPGA_RESET(L4WD0)); in socfpga_per_reset_all()
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-socfpga/include/mach/ |
| H A D | reset_manager.h | 42 #define SOCFPGA_RESET(_name) RSTMGR_##_name macro
|