Home
last modified time | relevance | path

Searched refs:ROCKCHIP_MMC_DELAYNUM_MASK (Results 1 – 15 of 15) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-mmc-phase.c36 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
67 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rockchip_mmc_get_phase()
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3128.c666 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
703 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rk3128_mmc_get_phase()
H A Dclk_rk322x.c809 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
846 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rk322x_mmc_get_phase()
H A Dclk_rk3308.c1103 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1138 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rockchip_mmc_get_phase()
H A Dclk_rk3328.c1146 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1183 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rk3328_mmc_get_phase()
H A Dclk_rk3288.c1247 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1281 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rockchip_mmc_get_phase()
H A Dclk_rk1808.c1107 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1144 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rk1808_mmc_get_phase()
H A Dclk_rv1106.c1419 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1454 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rv1106_mmc_get_phase()
H A Dclk_rk3368.c1129 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1166 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rk3368_mmc_get_phase()
H A Dclk_rk3528.c1627 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1659 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rk3528_mmc_get_phase()
H A Dclk_rk3562.c1596 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_SHIFT) macro
1632 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rk3562_mmc_get_phase()
H A Dclk_px30.c1481 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1516 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rockchip_mmc_get_phase()
H A Dclk_rv1126.c1853 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1889 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rv1126_mmc_get_phase()
H A Dclk_rk3588.c1808 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
1842 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rk3588_mmc_get_phase()
H A Dclk_rk3568.c2880 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET) macro
2918 delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK); in rk3568_mmc_get_phase()