Home
last modified time | relevance | path

Searched refs:LCCR0 (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/video/fbdev/
H A Dsa1100fb.c704 if (readl_relaxed(fbi->base + LCCR0) != fbi->reg_lccr0 || in sa1100fb_activate_var()
797 writel_relaxed(fbi->reg_lccr0 & ~LCCR0_LEN, fbi->base + LCCR0); in sa1100fb_enable_controller()
800 writel_relaxed(fbi->reg_lccr0 | LCCR0_LEN, fbi->base + LCCR0); in sa1100fb_enable_controller()
807 dev_dbg(fbi->dev, "LCCR0: 0x%08x\n", readl_relaxed(fbi->base + LCCR0)); in sa1100fb_enable_controller()
829 lccr0 = readl_relaxed(fbi->base + LCCR0); in sa1100fb_disable_controller()
831 writel_relaxed(lccr0, fbi->base + LCCR0); in sa1100fb_disable_controller()
833 writel_relaxed(lccr0, fbi->base + LCCR0); in sa1100fb_disable_controller()
851 u32 lccr0 = readl_relaxed(fbi->base + LCCR0) | LCCR0_LDM; in sa1100fb_handle_irq()
852 writel_relaxed(lccr0, fbi->base + LCCR0); in sa1100fb_handle_irq()
H A Dsa1100fb.h15 #define LCCR0 0x0000 /* LCD Control Reg. 0 */ macro
H A Dpxafb.c1156 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 & ~LCCR0_ENB); in pxafb_smart_flush()
1188 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 | LCCR0_ENB); in pxafb_smart_flush()
1198 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 & ~LCCR0_ENB); in pxafb_smart_flush()
1394 if ((lcd_readl(fbi, LCCR0) != fbi->reg_lccr0) || in pxafb_activate_var()
1468 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 & ~LCCR0_ENB); in pxafb_enable_controller()
1473 lcd_writel(fbi, LCCR0, fbi->reg_lccr0 | LCCR0_ENB); in pxafb_enable_controller()
1491 lccr0 = lcd_readl(fbi, LCCR0) & ~LCCR0_LDM; in pxafb_disable_controller()
1492 lcd_writel(fbi, LCCR0, lccr0); in pxafb_disable_controller()
1493 lcd_writel(fbi, LCCR0, lccr0 | LCCR0_DIS); in pxafb_disable_controller()
1511 lccr0 = lcd_readl(fbi, LCCR0); in pxafb_handle_irq()
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/
H A Dpxa_lcd.c501 writel(vid->pxa.reg_lccr0 & ~LCCR0_ENB, LCCR0); in pxafb_enable_controller()
504 writel(readl(LCCR0) | LCCR0_ENB, LCCR0); in pxafb_enable_controller()
514 debug("LCCR0 = 0x%08x\n", readl(LCCR0)); in pxafb_enable_controller()
/OK3568_Linux_fs/kernel/Documentation/fb/
H A Dsa1100fb.rst22 displays are supported as long as the SDS bit is set in LCCR0; GPIO<9:2>
/OK3568_Linux_fs/kernel/arch/arm/mach-pxa/include/mach/
H A Dregs-lcd.h10 #define LCCR0 (0x000) /* LCD Controller Control Register 0 */ macro
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2091 #define LCCR0 0x44000000 /* LCD Controller Control Register 0 */ macro
/OK3568_Linux_fs/u-boot/include/
H A DSA-1100.h2665 #define LCCR0 /* LCD Control Reg. 0 */ \ macro