Home
last modified time | relevance | path

Searched hist:de950ef04f2bf71924d7ac65e86cfc0cfd97aae3 (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/include/drivers/nxp/clk/s32cc/
H A Ds32cc-clk-modules.hde950ef04f2bf71924d7ac65e86cfc0cfd97aae3 Wed Jun 12 09:00:15 UTC 2024 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com> feat(nxp-clk): set rate for PLL divider objects

Add implementation for ARM PLL divider rate set mechanism.

Change-Id: I78f4418bcbb5ea0a6ef64675e44bd074d2230ea3
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
/rk3399_ARM-atf/drivers/nxp/clk/s32cc/
H A Ds32cc_early_clks.cde950ef04f2bf71924d7ac65e86cfc0cfd97aae3 Wed Jun 12 09:00:15 UTC 2024 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com> feat(nxp-clk): set rate for PLL divider objects

Add implementation for ARM PLL divider rate set mechanism.

Change-Id: I78f4418bcbb5ea0a6ef64675e44bd074d2230ea3
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
H A Ds32cc_clk_drv.cde950ef04f2bf71924d7ac65e86cfc0cfd97aae3 Wed Jun 12 09:00:15 UTC 2024 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com> feat(nxp-clk): set rate for PLL divider objects

Add implementation for ARM PLL divider rate set mechanism.

Change-Id: I78f4418bcbb5ea0a6ef64675e44bd074d2230ea3
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>