Home
last modified time | relevance | path

Searched hist:ae026ffd1e1a3f98b13c121acf5a677a5925a0e1 (Results 1 – 3 of 3) sorted by relevance

/rk3399_rockchip-uboot/include/configs/
H A DP4080DS.hae026ffd1e1a3f98b13c121acf5a677a5925a0e1 Fri Jan 07 06:24:27 UTC 2011 Roy Zang <tie-fei.zang@freescale.com> fsl_esdhc: Add the workaround for erratum ESDHC136 (enable on P4080)

False multi-bit ECC errors will be reported by the eSDHC buffer which
can trigger a reset request.

We disable all ECC error checking on SDHC.

Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc85xx/
H A Dcmd_errata.cae026ffd1e1a3f98b13c121acf5a677a5925a0e1 Fri Jan 07 06:24:27 UTC 2011 Roy Zang <tie-fei.zang@freescale.com> fsl_esdhc: Add the workaround for erratum ESDHC136 (enable on P4080)

False multi-bit ECC errors will be reported by the eSDHC buffer which
can trigger a reset request.

We disable all ECC error checking on SDHC.

Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
H A Dcpu_init.cae026ffd1e1a3f98b13c121acf5a677a5925a0e1 Fri Jan 07 06:24:27 UTC 2011 Roy Zang <tie-fei.zang@freescale.com> fsl_esdhc: Add the workaround for erratum ESDHC136 (enable on P4080)

False multi-bit ECC errors will be reported by the eSDHC buffer which
can trigger a reset request.

We disable all ECC error checking on SDHC.

Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>